Semiconductor device with decoupling capacitance

Details Semiconductor device with decoupling capacitance Semiconductor device with decoupling capacitance

1998-01-30

2001-02-20

Loke, Steven H. (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S355000, C257S350000, C257S501000

Reexamination Certificate

active

06191451

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Technical Field
The invention relates generally to semiconductor devices, and more specifically, to decoupling capacitance schemes in semiconductor devices.
2. Background Art
Silicon-on-insulator (SOI) CMOS technologies offer higher performance than conventional bulk-substrate CMOS technologies due to factors such as lower junction capacitances. In SOI technology, lower junction capacitances are obtained by isolating the active circuits from the bulk substrate dielectrically.
However, there are several disadvantages in SOI technology compared to bulk-substrate technology. In bulk-substrate technology, there is generally a high chip decoupling capacitance from the power supply Vdd to ground due mainly to N-well to P substrate junction capacitance. High chip decoupling capacitance provides electrostatic discharge (ESD) protection and protection from high switching noises on the chip. Unfortunately, the ESD protection level for input/output (I/O) devices on SOI is degraded due to higher diode resistances, poor thermal conduction and very low on-chip decoupling capacitance from the power supply Vdd to ground. Furthermore, there are high chip and I/O switching noises because of the low on-chip decoupling capacitance. Unless thin-oxide capacitors are used, which consume real estate, a chip in SOI technology has very little decoupling capacitance for noise suppression.
A common method of making SOI devices is to implant oxygen atoms into bulk-substrate devices to form a buried oxide layer. This method is known as SIMOX (separation by implanted oxygen). Several approaches to improve the ESD protection level in SOI technology have been proposed for SIMOX. One of them discloses etching off the oxide layer so that the I/O transistors can be built on bulk substrate. This approach, although demonstrating ESD improvement, requires precise and expensive processing and processing controls (e.g., etching and forming circuits over different wafer topographies). Another approach employs a block mask during oxygen implant to keep the ESD circuitry area in the bulk substrate. For this approach, modified SIMOX wafers can be obtained that would offer both high-performance circuits (SOI) and acceptable ESD protection (bulk substrate). Unfortunately, this approach is deficient without a big on-chip decoupling capacitor for noise suppression and proper ESD operation.
SUMMARY OF THE INVENTION
It is thus an advantage of the present invention to provide a decoupling capacitance for a semiconductor device and the method for making the same that eliminates the above described defects.
The advantages of the invention are realized by a semiconductor device comprising a first circuit region having a first device layer over an isolation layer and a second circuit region adjacent the first circuit region having a second device layer over a well. An implant layer is implanted beneath the isolation layer in the first circuit region, which will connect to the well of the second circuit region, forming a high junction capacitance, and thus an acceptable decoupling capacitance for the semiconductor device.
The foregoing and other advantages and features of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings.


REFERENCES:
patent: 4754314 (1988-06-01), Scott et al.
patent: 5378919 (1995-01-01), Ochiai
patent: 5399507 (1995-03-01), Sun
patent: 5414285 (1995-05-01), Nishihara
patent: 5430318 (1995-07-01), Hsu
patent: 5489547 (1996-02-01), Erdeljac
patent: 5489792 (1996-02-01), Hu et al.
patent: 5525531 (1996-06-01), Bronner et al.
patent: 5525533 (1996-06-01), Woodruff et al.
patent: 5589695 (1996-12-01), Malhi
patent: 5606188 (1997-02-01), Bronner et al.
patent: 5736779 (1998-04-01), Kobayashi
patent: 5740099 (1998-04-01), Tanigawa
patent: 5751041 (1998-05-01), Suzuki et al.
patent: 5757054 (1998-05-01), Miyawaki et al.
patent: 62-179143 (1987-08-01), None
Chan et al., “SOI/Bulk Hybrid Technology on SIMOX Wafers for High Performance Circuits with Good ESD Immunity”, IEEE Electron Device Letters, vol. 16, p. 11, Jan. 1995.

Affiliated with

Also associated with

Rating

Semiconductor device with decoupling capacitance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device with decoupling capacitance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with decoupling capacitance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2581590