Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-03-10
2001-11-13
Everhart, Caridad (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S633000, C438S658000, C438S688000
Reexamination Certificate
active
06316356
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to integrated circuits and in particular the present invention relates to thermal processing for an improved CMP process.
BACKGROUND OF THE INVENTION
As the density of semiconductor devices continues to increase, the need for smaller interconnections also increases. Historically, the semiconductor industry has used a subtractive etching process to pattern metal interconnect layers of the semiconductor. This metal processing technique, however, has limitations including poor step coverage, non-planarity, shorts and other fabrication problems. To address these problems, a dual damascene technique has been developed. This process, as explained in “Dual Damascene: A ULSI Wiring Technology”, Kaanta et al., 1991
VMIC Conference,
144-150 (Jun. 11-12, 1991) and incorporated herein by reference, involves the deposition of a metal into contact vias and conductor trenches which are patterned in the semiconductor. The semiconductor is then subjected to a known CMP (chemically-mechanically polish) process to both planarize the semiconductor and remove excess metal from all but the patterned areas.
The metal layer can be fabricated using known CVD (chemical vapor deposition) or PVD (physical vapor deposition) techniques. The metal interconnects are typically an aluminum alloys containing dopants, such as silicon and copper. These dopants are Si and Cu precipitates which tend to migrate to the grain boundaries of the aluminum during deposition. The precipitates are harder than aluminum. Thus, they are hard to dissolve and remove during the CMP process. The precipitates also contribute to defects in the aluminum, such as scratches, which materialize during the CMP process. These problems are present in all CMP processes, and not limited to removing metal alloys used in a dual damascene process.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a process of fabricating metal alloy interconnects in an integrated circuit which improves a CMP process and reduces defects experienced during CMP.
SUMMARY OF THE INVENTION
The above-mentioned problems with integrated circuit fabrication and other problems are addressed by the present invention, and will be understood by reading and studying the following specification. A thermal processing method is described which improves metal polishing and increases conductivity following polish.
In particular, the present invention describes a method of fabricating a metal layer in an integrated circuit. The method comprises depositing a layer of metal alloy which contains alloy dopant precipitates, performing a first anneal of the integrated circuit to drive the alloy dopants into solid solution, and quenching the integrated circuit to prevent the alloy dopants from coming out of solution. Excess metal alloy is then removed using a polish process, and a second anneal is performed after the excess metal alloy is removed to allow the dopants to come out of solution and increase a conductivity of the metal alloy.
In another embodiment, a method of improving a chemical-mechanical polish (CMP) process in an integrated circuit is provided. The method comprises annealing the integrated circuit prior to performing the chemical-mechanical polish process to drive alloy dopants into solid solution, and annealing the integrated circuit after performing the chemical-mechanical polish process to drive alloy dopants out of solid solution.
REFERENCES:
patent: 3561954 (1971-02-01), Brook
patent: 4393096 (1983-07-01), Gajda et al.
patent: 4595429 (1986-06-01), LeCaer et al.
patent: 5071791 (1991-12-01), Inoue et al
patent: 5205770 (1993-04-01), Lowrey et al.
patent: 5229316 (1993-07-01), Lee et al.
patent: 5300155 (1994-04-01), Sandhu et al.
patent: 5354712 (1994-10-01), Ho et al.
patent: 5395801 (1995-03-01), Doan et al.
patent: 5409563 (1995-04-01), Cathey
patent: 5416045 (1995-05-01), Kauffman et al.
patent: 5497017 (1996-03-01), Gonzales
patent: 5527561 (1996-06-01), Dobson et al.
patent: 5641545 (1997-06-01), Sandhu
patent: 5644166 (1997-07-01), Honeycutt et al.
patent: 5814557 (1998-09-01), Venkatraman et al.
patent: 5994221 (1999-11-01), Kizilyalli et al.
patent: 6017144 (2000-01-01), Guo et al.
patent: 6090710 (2000-07-01), Andricaces et al.
patent: 6110829 (2000-08-01), Besser et al.
patent: 1211563 (1970-11-01), None
patent: 60-187654A (1985-09-01), None
patent: 61-159545A (1986-07-01), None
patent: 63-179041A (1988-07-01), None
Zolotorevskii, V.S., et al., “The effect of Mg +Si and Mg +Ge addns. on the structure and mech. properties of Al-Cu alloys after aging at 170 degrees”,Izv. Vyssh. Uchebn. Zaved., Tsvetn. Metall., 5,Abstract only, (1983).
Kaanta, C., et al., “Dual Damascene: A ULSI Wiring Technology”,VMIC Conference,144-152, (Jun. 1991).
Licata, T., et al., “Dual Damascene AL Wiring for 256M DRAM”,VMIC Conference,596-602, (Jun. 1995).
Farrar Paul A.
Givens John H.
Everhart Caridad
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Thermal processing of metal alloys for an improved CMP... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thermal processing of metal alloys for an improved CMP..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thermal processing of metal alloys for an improved CMP... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2570277