Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-12-22
2001-12-25
Alanko, Anita (Department: 1746)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S700000, C438S702000, C438S734000
Reexamination Certificate
active
06333256
ABSTRACT:
TECHNICAL FIELD
This invention relates generally to semiconductor processing methods, including methods of forming contact openings to devices, exposing material from which photoresist cannot be substantially selectively removed, forming a series of conductive lines, and removing photoresist from substrates.
BACKGROUND OF THE INVENTION
There is a continuing goal in semiconductor processing to fabricate smaller and denser circuits. Correspondingly, the individual circuit components continue to be placed closer and closer together. Individual circuit elements or groups of elements are typically connected together by conductive lInes running over the substrate. Conductive lines within a given layer, as well as conductive lines in different layers, are typically electrically isolated from one another by dielectric materials commonly referred to as dielectrics.
Insulating dielectric materials exhibit a property known as a dielectric constant. Such is effectively a measurement of capacitance between two spaced conductors. The ratio of the capacitance between two conductors within a given material between them to the capacitance of the same two conductors with nothing (a vacuum) between them is known as the dielectric constant of the given material. Thus, a material with a high dielectric constant placed between two conductors increases the capacitance between the conductors. Where such materials would be highly desirable as capacitor dielectrics in capacitor constructions, such materials are highly undesirable as insulating material between conductors. Unneeded capacitance between conductive lines slows and otherwise adversely affects circuit performance.
Silicon dioxide has typically been a preferred interlevel dielectric layer material of choice. Although such material has a high dielectric constant, the prior art spacing between conductive components has been sufficiently great from one another to result in acceptable circuit designs. Yet as circuit density increases, and thus the spacing between adjacent devices decreases, there is a continuing goal to find and develop improved low dielectric constant materials for use as interlevel dielectrics. Such materials can, however, have their own associated drawbacks with respect to fabrication.
For example, one general class of low dielectric constant materials desirable for interlevel dielectrics are organic insulating materials such as parylene and polytetrafluoroethylene. Materials such as these have been shown to have very low dielectric constants of 2.0 or less, and are stable under high moisture and high temperature conditions. However, it is difficult to pattern vias into these materials utilizing photoresist as the photoresist cannot be readily stripped off selectively from these materials. The organic nature of photoresist and the organic insulating dielectric layer materials would make selective stripping of the two very difficult, as best.
One proposed technique which does enable utilization of these low dielectric constant materials and photoresist includes enlarging the contact area where the contact is to be made. For example, consider a series of spaced conductive lines formed at the same substantial level relative to a semiconductor substrate, and having organic insulating dielectric layer material therebetween. Consider also a silicon dioxide layer overlying both the conductive lines and organic insulating dielectric layer material, and through which a contact opening utilizing photoresist is to be made to one of the conductive lines. If the contact opening to the line is slightly misaligned such that the organic insulator is also exposed, etching of the silicon dioxide selectively relative to both the conductive line and organic material can be conducted such that disastrous over-etch will not occur. Yet, subsequent photoresist strip will undesirably also result in etching of the organic insulating dielectric material exposed within the contact opening. Such could result in destruction of the circuit. Such can be prevented by enlarging of the contact area of the line to which the contact opening is to be etched to avoid exposure of the organic material upon mask misalignment of a certain degree. However, this is at the expense of consuming precious wafer real estate.
Accordingly, a need remains to develop improved techniques utilizing photoresist in etchings involving organic dielectric layer materials. Although the invention spawned from this concern, the artisan will appreciate applicability of the invention in other semiconductor processing areas, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.
SUMMARY
In but one aspect, the invention provides a method of exposing a material from which photoresist cannot be substantially selectively removed utilizing photoresist. In one preferred implementation, a first material from which photoresist cannot be substantially selectively removed is formed over a substrate. At least two different material layers are formed over the first material. Photoresist is deposited over the two layers and an opening formed within the photoresist over an outermost of the two layers. First etching is conducted through the outermost of the two layers within the photoresist opening to outwardly expose an innermost of the two layers and form an exposure opening thereto. After the first etching, photoresist is stripped from the substrate. After the stripping, a second etching is conducted of the innermost of the two layers within the exposure opening.
In accordance another aspect, the invention provides a method of forming a contact opening to a device formed adjacent an organic insulating dielectric material. In yet another aspect, the invention provides a method of forming a series of conductive lines within an organic insulating dielectric material.
In still another aspect of the invention, laser ablation of photoresist is utilized. In one implementation, the invention comprises forming a first material over a substrate. Photoresist is deposited over the first material and an opening is formed within the photoresist over the first material. Etching is then conducted into the first material through the photoresist opening. After the etching, the photoresist is laser ablated from over the first material.
REFERENCES:
patent: 3873361 (1975-03-01), Franco et al.
patent: 4617085 (1986-10-01), Cole, Jr. et al.
patent: 4803177 (1989-02-01), Rabinzohn
patent: 4886573 (1989-12-01), Watanabe et al.
patent: 4961259 (1990-10-01), Schreiber
patent: 5103288 (1992-04-01), Sakamoto et al.
patent: 5114834 (1992-05-01), Nachshon
patent: 5143820 (1992-09-01), Kotecha et al.
patent: 5354711 (1994-10-01), Heitzmann et al.
patent: 5393712 (1995-02-01), Rostoker et al.
patent: 5487852 (1996-01-01), Ludden et al.
patent: 5565384 (1996-10-01), Havemann
patent: 5576517 (1996-11-01), Wojnarowski et al.
patent: 5595627 (1997-01-01), Inazawa et al.
patent: 5616524 (1997-04-01), Wei et al.
patent: 5686354 (1997-11-01), Avanzino et al.
patent: 5741626 (1998-04-01), Jain et al.
patent: 5789319 (1998-08-01), Havemann et al.
patent: 5821169 (1998-10-01), Nguyen et al.
patent: 5843363 (1998-12-01), Mitwalsky et al.
patent: 5935868 (1999-08-01), Fang et al.
patent: 5998305 (1999-12-01), Holmer et al.
patent: 6008135 (1999-12-01), Oh et al.
patent: 6048787 (2000-04-01), Lee
patent: 6107183 (2000-08-01), Sandhu et al.
patent: 813114 A2 (1991-12-01), None
patent: 402254720 (1990-10-01), None
patent: 3-290920 A (1991-12-01), None
patent: 404171726 (1992-06-01), None
patent: 40529211 (1993-02-01), None
Research Disclosure, #408077 “Forming copper dry etch hard mask—using silicon nitride and silica deposition on copper, before lithography and differential etch stopping at the silicon nitride layer” Mar. 20, 1998.*
Wolf, S., “Silicon Processing for the VLSI Era” vol. 2, pp. 214-217, 1990.*
Research Disclosure, #26879, “Laser Resist Stripping and Cleaning” 268, Aug. 1986.
Research Disclosure, #32651, “A Thin Film High Damage Threshold M
Batra Shubneesh
Sandhu Gurtej S.
Alanko Anita
Micro)n Technology, Inc.
Wells, St. John, Roberts Gregory & Matkin P.S.
LandOfFree
Semiconductor processing method of forming openings in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing method of forming openings in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing method of forming openings in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2556518