Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
1999-05-26
2001-09-04
Fahmy, Wael (Department: 2823)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S790000
Reexamination Certificate
active
06284675
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to electronic semiconductor devices, and, more particularly, to dielectric structures and fabrication methods for such structures.
The performance of high density integrated circuits is dominated by metal interconnect level RC time delays due to the resistivity of the metal lines and the capacitive coupling between adjacent lines. The capacitive cooling can be reduced by decreasing the relative permittivity (dielectric constant, k) of the dielectric (insulator) between adjacent lines.
Various dielectric materials have been suggested for use in silicon integrated circuits; namely, silicon dioxide (k about 4.0), fluorinated silicon dioxide (k about 3.0-4.0), organic materials such as polyimide, parylene, amorphous teflon (k about 1.9-3.9), and porous dielectrics such as silicon dioxide xerogels (k dependent upon pore size and typically 1.3-3.0). The porosity can be up to 99% by volume. See Smith et al, Preparation of Low-Density Xerogel at Ambient Pressure for Low k Dielectrics, 381 Mat.Res.Soc.Symp.Proc. 261 (1995).
Thin film silica xerogels for integrated circuit dielectric use can be fabricated by the generic steps of (1) precursor preparation, (2) spin coat, (3) age, (4) solvent exchange, and (5) dry. The acid-base sol-gel reactions could be as follows:
Hydrolyze an alkoxide in a solvent:
The solvent could be ethanol.
Then condense (gel) the hydrolyzed alkoxides:
The condensation would be controlled so that spin coating occurs after partial condensation to a convenient viscosity.
The solvent exchange replaces the original solvent residing within the pores of gel by low-surface-tension solvent to reduce the capillary pressure during drying and minimizing the collapse of the pores. U.S. Pat. No. 5,561,318 discloses variations of the process.
However, silica xerogels with very low dielectric constants have low mechanical strength due to the high porosity and present manufacturability problems.
SUMMARY OF THE INVENTION
The present invention provides silica xerogel dielectrics with essentially 100% porosity in minimal gaps but lower porosity in bulk regions to achieve mechanical strength for use as a multilevel integrated circuit dielectric.
This has the advantages of low dielectric constant in minimal gaps but with higher mechanical strength in bulk regions for manufacturability.
REFERENCES:
patent: 5449733 (1995-09-01), Zyss et al.
patent: 5668398 (1997-09-01), Havemann et al.
patent: 5736425 (1998-04-01), Smith et al.
Jin Changming
Luttmer Joseph D.
Brady W. James
Brewster William M.
Fahmy Wael
Hoel Carlton H.
Telecky , Jr. Frederick J.
LandOfFree
Method of forming integrated circuit dielectric by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming integrated circuit dielectric by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming integrated circuit dielectric by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2536991