Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
1998-04-07
2001-05-15
Utech, Benjamin (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S700000, C438S745000
Reexamination Certificate
active
06232232
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to etchant formulations for semiconductor device production. More particularly, the present invention relates to an etchant formulation with high selectivity between BPSG and TEOS and methods for use of the formulation.
2. State of the Art
Etching is a process for removing material in a specific area through a wet (liquid) or dry (gaseous/vapor) chemical reaction, or by physical removal (such as by sputter etch, in which the specific area is bombarded with radio frequency-excited ions to knock atoms from the specific area). Etching is used in a variety of applications in the fabrication of semiconductor devices. For illustration purposes, vapor etching of bit line openings for a DRAM (Dynamic Random Access Memory) will be discussed.
A widely-utilized DRAM manufacturing process utilizes CMOS (Complimentary Metal Oxide Semiconductor) technology to produce DRAM circuits, which circuits comprise an array of unit memory cells, each typically including one capacitor and one transistor, such as a field effect transistor (“FET”). In the most common circuit designs, one side of the transistor is connected to one side of the capacitor, the other side of the transistor and the transistor gate are connected to external circuit lines called the bit line and the word line, and the other side of the capacitor is connected to a reference voltage that is typically one-half the internal circuit voltage. In such memory cells, an electrical signal charge is stored in a storage node of the capacitor connected to the transistor which charges and discharges the circuit lines of the capacitor.
It is known that hydrofluoric acid can be used as an etchant and is selective for BPSG to TEOS. In fact, the selectivity for BPSG to TEOS with hydrofluoric acid alone can be as high as 1000:1 in vapor etch and as low as less than 10:1 for dilute hydrofluoric acid solutions. However, there are some disadvantages associated with vapor etch such as high particle counts and low productivity. Consequently, a wet etchant which could perform the role of high selective vapor would be advantageous.
Therefore, it would be desirable to develop an etchant and a method of use which would eliminate the risk of damaging the surface of the semiconductor substrate without having to use an etch stop layer.
SUMMARY OF THE INVENTION
The present invention relates to an organic acid/fluoride-containing solution etchant formulation having high selectivity for BPSG to TEOS and methods for its use in the production of semiconductor devices.
It has been found that the addition of an organic acid (such as acetic acid, formic acid, and oxalic acid) to a fluoride-containing solution (such as hydrofluoric acid and ammonium fluoride) dramatically increases selectivity of BPSG to TEOS without the above-mentioned disadvantages. As mentioned above, most applications with both BPSG and TEOS layers involve using the TEOS layer to prevent contamination of other components in a semiconductor device by the boron and phosphorous in the BPSG. Thus, a typical application consists of a layer of TEOS deposited over the semiconductor device components which require protection and a layer of BPSG applied over the TEOS layer. The etchant of the present invention may be used to etch desired areas in the BPSG layer. The high selectivity for BPSG to TEOS of etchant of the present invention would result in the TEOS layer acting as an etch stop. A second etch may be utilized to etch the TEOS layer. The etchant for the second etch can be less aggressive and, thus, not damage the components underlying the TEOS layer.
REFERENCES:
patent: 5094900 (1992-03-01), Langley
patent: 5296400 (1994-03-01), Park et al.
patent: 5300463 (1994-04-01), Cathey et al.
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5364813 (1994-11-01), Koh
patent: 5395482 (1995-03-01), Onda et al.
patent: 5405802 (1995-04-01), Yamagata et al.
patent: 5413678 (1995-05-01), Hossain
patent: 5436188 (1995-07-01), Chen
patent: 5497016 (1996-03-01), Koh
patent: 5510645 (1996-04-01), Fitch et al.
patent: 5543346 (1996-08-01), Keum et al.
patent: 5597756 (1997-01-01), Fazan et al.
patent: 5679475 (1997-10-01), Yamagata et al.
patent: 5780338 (1998-07-01), Jeng et al.
patent: 5843821 (1998-12-01), Tseng
patent: 5869403 (1999-02-01), Becker et al.
patent: 5883002 (1999-03-01), Shih et al.
Lee Whonchee
Torek Kevin J.
Micro)n Technology, Inc.
Perez-Ramos Vanessa
Trask & Britt
Utech Benjamin
LandOfFree
High selectivity BPSG to TEOS etchant does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High selectivity BPSG to TEOS etchant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High selectivity BPSG to TEOS etchant will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2502276