Semiconductor memory devices having shared data line contacts

Details Semiconductor memory devices having shared data line contacts Semiconductor memory devices having shared data line contacts

2000-03-28

2001-04-10

Fears, Terrell W. (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C356S230000, C356S051000

Reexamination Certificate

active

06215690

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a semiconductor memory device and, more particularly to a dynamic random access memory device having shared data line contacts.
BACKGROUND OF THE INVENTION
As a fabrication process technics has been enhanced, the degree of integration of a semiconductor memory device in particular a dynamic random access memory DRAM device has been increased. As such a result, a size of each memory cell thereof and a space (or “pitch”) between each bit line pair thereof have been reduced. As well-known, the DRAM device uses a folded bit line scheme and a shared sense amplifier scheme to lay out the sense amplifier within a reduced pitch. This is disclosed in U.S. Pat. No. 5,774,408, entitled “DRAM ARCHITECTURE WITH COMBINED SENSE AMPLIFIER PITCH”. The DRAM device comprises bit line isolation transistors, bit line equalization transistors, p-latch sense amplifier, selecting transistors, and n-latch sense amplifier, which are corresponding to a bit line pair consisting of true and complementary bit lines (e.g., BL and BLB).
FIG. 1
shows a prior art layout arrangement of transistors (also, column selecting transistors) for selecting a bit line pair so as to be connected to corresponding data line pair (not shown). In
FIG. 1
, a reference symbol Y indicates a pitch within which four bit line pairs (i.e., eight bit lines) are laid out, a reference symbol S indicates a space between active areas
1
in which the selecting transistors are formed respectively, and a reference symbol L indicates a length (in which a selecting transistor having a source, a drain and a channel is formed) of each active area
1
. Wherein the length L can be determined by a gate length, bit line to source contact area, drain to data line contact area, a space between the gate and the contact areas, and spaces between the contact areas and the drain and between the contact areas and the source. According to the prior art of
FIG. 1
, it can be seen that the selecting transistors corresponding to a bit line pair (or two bit line pairs) are laid out within a pitch Y of (2L+2S) in which eight bit lines, that is, four bit line pairs, are laid out.
The arrangement of the selecting transistors connected to bit lines is restricted by the space between bit lines of any one of bit line pairs. If the degree of integration is increased more and more, the space therebetween is also reduced, making it impossible that the selecting transistors are laid out within the space or pitch (2L+2S).
Referring to
FIG. 2
according to another prior art, a layout arrangement of transistors for selecting bit line pair so as to be connected to corresponding data line pair is to lay out the selecting transistors within a pitch Y′ less than 2L. In this case, the selecting transistors are laid out within the pitch Y′ of (3/2L(L+L/2)+2S+&agr; wherein, L>(L/2+&agr;)>L/2) less than (2L+2S) of FIG.
1
.
The higher the degree of integration of the DRAM device, the less a size of each memory cell therein and a space between bit lines. In this case, it is impossible that the selecting transistors are laid out the pitch Y′, that is, (3/2L+2S+&agr;). Therefore, it is needed to ensure the selecting transistor area so as to be laid out within a pitch less than (3/2L+2S+&agr;).
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a semiconductor memory device with source/drain to data line contacts which are shared by adjacent selecting transistors.
In order to attain the above objects, according to an aspect of the present invention, there is provided a semiconductor memory device. The device comprises a memory cell array having a plurality of memory cells, a plurality of bit line pairs connected respectively to the memory cells, and at least two data line pairs corresponding to the memory cell array. Furthermore, the device comprises a plurality of selecting transistors connected to the bit line pairs and selecting two bit line pairs to connect the two selected bit line pairs to the two data line pairs in response to a column selection signal. Wherein, the selecting transistors corresponding to the column selection signal are laid out to share source/drain to data line contacts with contiguous those to be selected by another column selection signal.
In the semiconductor memory device according to the invention, the selecting transistors corresponding to the column selection signal are laid out to have a pitch of four times one of the bit line pairs.
Furthermore, in the semiconductor memory device, the bit line pairs corresponding to the column selection signal are laid out to have a symmetrical arrangement with regarding to bit line pairs corresponding to the another column selection signal.
Still further, in the semiconductor memory device, the bit line pairs corresponding to the column selection signal are laid out to have a complementarily symmetrical arrangement with regarding to bit line pairs corresponding to the another column selection signal.


REFERENCES:
patent: 5235550 (1993-08-01), Zagar
patent: 5774408 (1998-06-01), Shirley
patent: 6125070 (2000-09-01), Tomishima

Affiliated with

Also associated with

Rating

Semiconductor memory devices having shared data line contacts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory devices having shared data line contacts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory devices having shared data line contacts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2459049