Word selection logic to implement an 80 or 96-bit cache SRAM

Details Word selection logic to implement an 80 or 96-bit cache SRAM Word selection logic to implement an 80 or 96-bit cache SRAM

1999-04-26

2001-04-24

Bragdon, Reginald G. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C710S120000, C710S034000

Reexamination Certificate

active

06223253

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to digital computers in general, and to computer memory in particular. More particular still, this invention relates to logic implementation of cache memory.
BACKGROUND OF THE INVENTION
The performance of computer systems, especially personal computers, has improved dramatically due to the rapid growth in computer architecture design and in particular to the performance of computer memory.
Computer processors and memories however have not pursued the same pace of development through the years. Memories are not able to deliver enough response speed to processors. To reduce the gap in speed between the processors and memories, the concept of memory hierarchy was introduced. A memory hierarchy comprises a number of different memory levels, sizes and speeds. The memory located near or inside the processor is usually the smallest and fastest and is commonly referred to as cache memory. Cache memory needs to be fast to accommodate the demand of the processor therefore it is usually constructed from static-type memory or static random access memory (SRAM).
Cache memory plays an important role in the computer memory hierarchy. Computer instructions and data which are most likely to be reused are stored temporarily in the cache memory because the processor can access these instructions or data much faster than accessing them from the slower computer main memory.
Almost all of cache memories are managed by hardware meaning that the cache operation is physically controlled by logic circuits. Implementation of cache memory is not the same in different type of processors since the logic control circuits are different. In some implementations, a processor-cache interface uses a 64-bit bus for data and an additional bus for tag. The tag bus width varies, but has nominally been 16 bits for a total of 80 bits wide for tag plus data. If the cache block (or cache line) size is four times the data bus width, then no useful information appears on the tag bus for three out of every four bus cycles therefore the bus is not utilized efficiently.
There is a need for a logic to implement a cache SRAM so that the utilization of data and tag bus can be more efficient. This logic could implement a 64-bit data bus plus a 16-bit or more tag bus but the same logic is also usable to implement a 96-bit bus.
SUMMARY OF THE INVENTION
The present invention describes a selection logic which enables the implementation of an 80-bit wide or a 96-bit wide SRAM in a computer system comprising a microprocessor and a cache memory. In one embodiment, the logic enables the implementation of an 80-bit or a 96-bit wide cache SRAM. This logic could also be used to implement two SRAMs having half the width, that is two 40-bit or 48-bit cache SRAMs. The present invention permits higher useful data throughput on an 80 or a 96-bit bus than what has been previously achieved with an 80-bit bus. This logic implementation is accomplished by merging tag, error checking and correction (ECC), and data into an ordered block of information to maximize bus utilization.
The important advantages of this logic implementation is that it utilizes useful information on every bus cycle for an 80-bit bus case and it reduces the number of bus cycles from four to three in the case of a 96-bit bus.


REFERENCES:
patent: 3848234 (1974-11-01), MacDonald
patent: 4084234 (1978-04-01), Calle et al.
patent: 4386402 (1983-05-01), Toy
patent: 4885680 (1989-12-01), Anthony et al.
patent: 5015883 (1991-05-01), Waller
patent: 5053951 (1991-10-01), Nusinov et al.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5091850 (1992-02-01), Culley
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5164944 (1992-11-01), Benton et al.
patent: 5184320 (1993-02-01), Dye
patent: 5220215 (1993-06-01), Douglas et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5235221 (1993-08-01), Douglas et al.
patent: 5280598 (1994-01-01), Osaki et al.
patent: 5287017 (1994-02-01), Narasimhan et al.
patent: 5293603 (1994-03-01), MacWilliams et al.
patent: 5298803 (1994-03-01), Starkweather
patent: 5300830 (1994-04-01), Hawes
patent: 5361238 (1994-11-01), Owechko
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5423016 (1995-06-01), Tsuchiya et al.
patent: 5432804 (1995-07-01), Diamondstein et al.
patent: 5469555 (1995-11-01), Ghosh et al.
patent: 5553259 (1996-09-01), Kalish et al.
patent: 5553263 (1996-09-01), Kalish et al.
patent: 5559986 (1996-09-01), Alpert et al.
patent: 5581734 (1996-12-01), DiBrino et al.
patent: 5586303 (1996-12-01), Willenz et al.
patent: 5590352 (1996-12-01), Zuraski, Jr. et al.
patent: 5603041 (1997-02-01), Carpenter et al.
patent: 5627963 (1997-05-01), Gabillard et al.
patent: 97/48048 (1997-12-01), None
“Fast TTL Burst controller for Microprocessor”,IBM Technical disclosure Bulletin, vol. 33, No. 8, pp. 118-120, (Jan. 1991).
“Pentium Processor User's Manual”,vol. 2, 82496 Cache Controller and 84291 Cache SRAM Data book, 1-13-1-20, 4-1, 4-5-, (1994).
“Pentium Processor User's Manual, vol. 1, Pentium Processor Data Book, Intel Corporation”, 6-13 to 6-17, (1994).

Affiliated with

Also associated with

Rating

Word selection logic to implement an 80 or 96-bit cache SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Word selection logic to implement an 80 or 96-bit cache SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word selection logic to implement an 80 or 96-bit cache SRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2451651