Memory system including guarded pointers

Details Memory system including guarded pointers Memory system including guarded pointers

1994-09-28

1998-12-01

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

711152, 711203, G06F 1210

Patent

active

058453318

ABSTRACT:
A multiprocessor system having shared memory uses guarded pointers to identify protected segments of memory and permitted access to a location specified by the guarded pointer. Modification of pointers is restricted by the hardware system to limit access to memory segments and to limit operations which can be performed within the memory segments. Global address translation is based on grouping of pages which may be stored across multiple nodes. The page groups are identified in the global translation of each node and, with the virtual address, identify a node in which data is stored. Pages are subdivided into blocks and block status flags are stored for each page. The block status flags indicate whether a memory location may be read or written into at a particular node and indicate to a home node whether a remote node has written new data into a location.

REFERENCES:
patent: 4241396 (1980-12-01), Mitchell et al.
patent: 4408274 (1983-10-01), Wheatley et al.
patent: 5075842 (1991-12-01), Lai
patent: 5251308 (1993-10-01), Frank et al.
patent: 5404478 (1995-04-01), Arai et al.
patent: 5465337 (1995-11-01), Kong
Dally, William J., Stephen W. Keckler, Nick Carter, Andrew Chang, Marco Fillo, Whay S. Lee. "M-Machine Architecture v1.0. MIT Concurrent VLSI Architecture Memo 58." Massachusetts Institute of Technology, Artificial Intelligence Laboratory, Aug. 1995.
Vochteloo, Jerry and Stephen Russell and Gernot Heiser. Capability-Based Protection in the Mungi Operating System. Proceedings of the Third International Workshop on Object Orientation in Operating Systems. pp. 108-115. Dec. 9-10, 1993.
Fabry, R.S., "Capability-Based Addressing," Fourth ACM Symposium on Operating Systems Principles, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, Oct. 15-17, 1973, pp. 413-412.
Dally, William J. et al., "An Object Oriented Architecture," IEEE, 0149-7111/85/0000/0154, 1985, pp. 154-161.
Goodman, James R. et al., "The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor," IEEE, CH2545-2/88/0000/0422, 1988, pp. 422-431.
Carter, Nicholas P., et al, Hardware Support For Fast Capability-based Addressing, Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI), Oct. 5-7, 1994, pp. 1-9.
Tyner, Paul, "iAPX 432 General Data Processor Architecture Reference Manual," Chapter 3, Objects for Program Environments, Intel Corporation, Jan. 1981, pp. 3-1--3-37.

Affiliated with

Also associated with

Rating

Memory system including guarded pointers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system including guarded pointers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system including guarded pointers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2403751