Memory cell circuit and operation thereof

Details Memory cell circuit and operation thereof Memory cell circuit and operation thereof

1990-06-29

1991-11-26

Fears, Terrell W.

Static information storage and retrieval

Systems using particular element

Flip-flop

365203, 365233, G11C 1300

Patent

active

050688251

ABSTRACT:
An improved memory cell 118 is provided utilizing transistor pairs 142, 144 ands 160, 162 as dual purpose transistor pairs for the two modes of operation of the cell. During the first or non-access mode of operation, the transistor pairs operate as switched capacitive elements in order to provide an equivalent resistance between bit line 140 and first node 26 and inverted bit line 158 and second node 130. Control circuit 119 maintains bit lines 140 and inverted bit line 158 high during this non-access mode. During the second or access mode of operation, each transistor pair operates as a respective pass transistor for connecting bit line 140 to first node 126 and inverted bit line 158 to second node 130 so that data may be read from, or written to, the cross-coupled transistors 120 and 122.

REFERENCES:
patent: 4184208 (1980-01-01), Tubbs
patent: 4995001 (1991-02-01), Dawson et al.

Affiliated with

Also associated with

Rating

Memory cell circuit and operation thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell circuit and operation thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell circuit and operation thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2389826