Integrated circuit employing simultaneously formed isolation and

Details Integrated circuit employing simultaneously formed isolation and Integrated circuit employing simultaneously formed isolation and

1998-02-23

1999-12-28

Jackson, Jr., Jerome

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257333, 257374, 257510, 257514, H01L 2976, H01L 31113

Patent

active

060085215

ABSTRACT:
A semiconductor fabrication process in which a transistor trench and an isolation trench are simultaneously formed in a semiconductor substrate. The transistor trench is laterally displaced from the isolation trench. Thereafter the isolation trench is filled with an isolation material and a gate dielectric is formed on the floor of the transistor trench. Next, a conductive gate is formed on the gate dielectric and a source/drain impurity distribution is introduced into a source region and a drain region of the semiconductor substrate. The drain region and the source region are laterally disposed on either side of the transistor trench. In a presently preferred embodiment, the semiconductor substrate comprises a substantially single crystal p+ silicon bulk and a p- epitaxial layer formed upon the p+ silicon bulk. Preferably, the process of forming a transistor trench and the isolation trench includes depositing a photoresist layer on an upper surface of the semiconductor substrate, patterning the photoresist layer to expose an upper surface of an isolation trench region and an upper surface of a transistor trench region, anisotropically etching the isolation trench and the transistor trench region with a chlorinated plasma and stripping the photoresist layer. The process of filling the isolation trench with an isolation material preferably comprises depositing an isolation dielectric on the topography defined by the upper surface of the semiconductor substrate and the isolation trench and removing the isolation dielectric from regions exterior to the isolation trench.

REFERENCES:
patent: 4536782 (1985-08-01), Brown
patent: 4710790 (1987-12-01), Okamoto et al.
patent: 4830975 (1989-05-01), Bovaird et al.
patent: 4945070 (1990-07-01), Hsu
patent: 5093273 (1992-03-01), Okumura
patent: 5559357 (1996-09-01), Krivokapic
patent: 5640034 (1997-06-01), Malhi
patent: 5665990 (1997-09-01), Kang et al.
patent: 5763310 (1998-06-01), Gardner

Affiliated with

Also associated with

Rating

Integrated circuit employing simultaneously formed isolation and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit employing simultaneously formed isolation and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit employing simultaneously formed isolation and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2384014