Semiconductor memory device having a plurality of well regions o

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257204, 257206, 257208, 257296, 257298, 257300, 257372, 257373, H01L 4900, H01L 2968, H01L 2702, H01L 2978

Patent

active

054040426

ABSTRACT:
A semiconductor memory device in accordance with the present invention includes a plurality of n well regions and p well regions in a p type silicon substrate. One of the p well regions is connected to an external power supply. Peripheries of the p well region having a memory cell array formed therein are surrounded by an n well region having a potential held at a positive potential. The n well region held at the positive potential prevents electrons introduced into the substrate due to undershoot from entering into a p well region through the p well region connected to the external power supply.

REFERENCES:
patent: 4163245 (1979-07-01), Kinoshita
patent: 4497045 (1985-12-01), Iizuka et al.
"A New Twin-Well CMOS Process Using Nitridized-Oxide-LOCOS (NOLOCOS) Isolating Technology," IEEE Electric Device Letters, vol. 10, No. 7, Jul. 1989, pp. 307-309.
"A 0.5.mu.m Isolation Technology Using Advanced Poly Silicon Pad LOCOS (APPL)," IEEE IEDM 1988, pp. 100-103.
"An Advanced Half-Micrometer CMOS Device with Self-Aligned Retrograde Twin-Wells and Buried p.sup.+ Layer," VLSI Symposium, 1989, pp. 35-36.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device having a plurality of well regions o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having a plurality of well regions o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having a plurality of well regions o will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2381960

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.