Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1994-11-25
1996-10-22
Nguyen, Tan T.
Static information storage and retrieval
Read/write circuit
Bad bit
36518902, 3652257, 36518905, G11C 700, G11C 2900
Patent
active
055684327
ABSTRACT:
A sense amplifier portion provides a predetermined number of data among a plurality of data provided from a bit line pair to a multiplexer. A sense amplifier amplifies data provided from a redundancy bit line pair for output to the multiplexer. The multiplexer is controlled by a redundancy control burst counter. When a defect occurs in a memory cell array, the multiplexer provides data provided from the sense amplifier instead of data provided from the sense amplifier portion. When there is no defect, the multiplexer provides predetermined data using data provided from the sense amplifier portion.
REFERENCES:
patent: 4908798 (1990-03-01), Urai
patent: 5134585 (1992-07-01), Murakami et al.
patent: 5297085 (1994-03-01), Choi et al.
patent: 5343439 (1994-08-01), Hoshino
patent: 5416740 (1995-05-01), Fujita et al.
"New Bit Line Architecture for Ultra High Speed SRAMS", Toru Shiomi et al., IEEE 1991 Custom Integrated Circuits Conference.
"A 5.8-NS 256-KB BICMOS TTL SRAM With T-Shaped Bit Line Architecture", Shiomi et al., IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1362-1369.
Mitsubishi Denki & Kabushiki Kaisha
Nguyen Tan T.
LandOfFree
Semiconductor memory device including redundancy memory cell rem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device including redundancy memory cell rem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device including redundancy memory cell rem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2364701