Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1997-06-25
2000-04-18
Treat, William M.
Electrical computers and digital processing systems: processing
Processing control
Branching
712216, G06F 938
Patent
active
060527773
ABSTRACT:
In a processor executing instructions speculatively or out-of-order, an apparatus for tracking traps, exceptions, and interrupts within the processor. A table stores front-end and back-end traps associated with an instruction, and an instruction retirement module retires the instructions in order if no traps were associated with older instructions in the processor. In this way, the proper trap sequence of events is maintained so that traps can be properly handled.
REFERENCES:
patent: 5134561 (1992-07-01), Liptay
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5197138 (1993-03-01), Hobbs et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5546597 (1996-08-01), Martell et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5649136 (1997-07-01), Shen et al.
patent: 5673426 (1997-09-01), Shen et al.
patent: 5682492 (1997-10-01), McFarland et al.
patent: 5734910 (1998-03-01), Corrigan et al.
patent: 5751985 (1998-05-01), Shen et al.
patent: 5764971 (1998-06-01), Shang et al.
patent: 5778211 (1998-07-01), Hohensee et al.
Kubida William J.
Langley Stuart T.
Sun Microsystems Inc.
Treat William M.
LandOfFree
Method for delivering precise traps and interrupts in an out-of- does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for delivering precise traps and interrupts in an out-of-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for delivering precise traps and interrupts in an out-of- will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2345485