Patent
1995-12-20
1998-01-06
Butler, Dennis M.
395306, 395558, 395559, G06F 104
Patent
active
057064849
ABSTRACT:
A source synchronous computer system to ensure the capturing of signals transmitted from a first component to a second component. An integrated circuit operating on a core clock signal and an I/O clock signal, the integrated circuit comprising a plurality of data drivers, an external I/O clock generator for transmitting the I/O clock signal, and an inverting external I/O clock generator for transmitting the compliment of the I/O clock signal, wherein the data drivers output data synchronous to the I/O clocks and both transmitted clock signals are combined in a receiving component to form a third clock. The receiving component capturing the outputted data synchronous to the third clock. By outputting data signals in the I/O clock domain and using the combination of the transmitted clock signals to synchronize transmission between external components, the computer system ensures that various output conditions that shift the rising or falling edge of a synchronizing clock are adjusted for by the receiving component generating a third clock that selects the later of the rising or falling clock edge between the transmitted clock signals. A set of data signals, the transmitted I/O clock signal, and the transmitted compliment I/O clock signal are generated from similar drivers and share a common power supply plane to further ensure that the data signals are asserted before the clocking edge of the generated third clock.
REFERENCES:
patent: 4482826 (1984-11-01), Ems et al.
patent: 4816700 (1989-03-01), Imel
patent: 4881165 (1989-11-01), Sager et al.
patent: 5015872 (1991-05-01), Rein
patent: 5345109 (1994-09-01), Mehta
patent: 5428649 (1995-06-01), Cecchi
patent: 5486783 (1996-01-01), Baumert et al.
patent: 5513377 (1996-04-01), Capowski et al.
patent: 5576652 (1996-11-01), Boehlke
patent: 5577236 (1996-11-01), Johnson et al.
Mozdzen Thomas J.
Muljono Harry
Butler Dennis M.
Intel Corporation
LandOfFree
Method for eliminating transition direction sensitive timing ske does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for eliminating transition direction sensitive timing ske, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for eliminating transition direction sensitive timing ske will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2337850