Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-04-04
2000-01-25
Tsai, Jey
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257256, 438 3, 438957, H01L 218242
Patent
active
060181710
ABSTRACT:
A method of forming the FEM cell semi-conductor structure includes forming a device area for the ferroelectric memory (FEM) gate unit on a silicon substrate. Appropriate impurities are implanted into the device area to form conductive channels, for use as a source junction region, a gate junction region and a drain junction region. A FEM cell includes a FEM gate unit formed on the substrate. A gate junction region is formed between the source junction region and the drain junction region for the FEM gate unit on the FEM gate unit device area, which FEM gate unit includes a lower metal layer, a ferroelectric (FE) layer, and an upper metal layer. A shallow junction layer is formed between the FEM gate unit and the gate junction region, as another conductive channel, which extends into the drain junction region. The FEM gate unit is spaced apart from the source region and the drain region, as is the conductive channel between the FEM gate unit and the gate junction region. Formation of the various conductive channels may take place at various stages of the manufacture, depending on what other devices are built on the substrate, and depending on the efficiencies of the various orders of construction. The structure of the FEM cell semiconductor includes a substrate, which may be a bulk silicon substrate or an SOI-type substrate. Conductive channels of two types are located above the substrate.
REFERENCES:
patent: 3832700 (1974-08-01), Wu et al.
patent: 4419809 (1983-12-01), Riseman et al.
patent: 5070029 (1991-12-01), Pfiester et al.
patent: 5138406 (1992-08-01), Calviello
patent: 5300799 (1994-04-01), Nakamura et al.
patent: 5303182 (1994-04-01), Nakao et al.
patent: 5345415 (1994-09-01), Nakao et al.
patent: 5365094 (1994-11-01), Takasu
patent: 5373462 (1994-12-01), Achard et al.
patent: 5416735 (1995-05-01), Onishi et al.
patent: 5424238 (1995-06-01), Sameshima
patent: 5431958 (1995-07-01), Desu et al.
patent: 5446688 (1995-08-01), Torimaru
Article entitled, Characteristics of NDRO Ferroelectric FETs with a Poly-Si Floating Gate, by T. Nakamura, Y. Nakao, A. Kamusawa and H. Takasu, published in 1995 IEEE proceedings, Aug., 1994, pp. 345-347, #XP000553149.
Jiang et al. "A New Electrode Technology for High-Density Nonvolatile Ferroelectric (SrBi.sub.2 Ta.sub.2 O.sub.9) Memories" IEEE 1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 26-27, 1966.
Hsu Sheng Teng
Lee Jong Jan
Peng Chien-Hsiung
Maliszewski Gerald
Ripma David C.
Sharp Kabushiki Kaisha
Sharp Laboratories of America Inc.
Tsai Jey
LandOfFree
Shallow junction ferroelectric memory cell having a laterally ex does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shallow junction ferroelectric memory cell having a laterally ex, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shallow junction ferroelectric memory cell having a laterally ex will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2317599