Fishing – trapping – and vermin destroying
Patent
1995-05-26
1996-04-23
Hearn, Brian
Fishing, trapping, and vermin destroying
437228, 437962, 148DIG105, 148DIG106, H01L 2144, H01L 21467
Patent
active
055102948
ABSTRACT:
A method is provided for forming a via for multilevel metallization of an integrated circuit, and an integrated circuit formed according to the same. A first conductive layer is formed over the integrated circuit. A first dielectric layer is then, formed over the first conductive layer. A second dielectric layer over the first dielectric layer and a second conductive layer is formed over the second dielectric layer. A photoresist layer is formed and patterned over the second conductive layer to expose a portion of the second conductive layer. The second conductive layer is etched to form an opening exposing a portion of the second dielectric layer. The second dielectric layer is then etched in the opening to form partially sloped sidewalls sloping outward at an upper surface of the dielectric layer. The photoresist layer is removed. The remaining second dielectric layer and the first electric layer is then anisotropically etched in the opening exposing the portion of the first conductive layer in the opening. The second conductive layer is then removed. A third conductive layer is deposited over the second dielectric layer and in the opening.
REFERENCES:
patent: 4484978 (1984-11-01), Keyser
patent: 4745089 (1988-05-01), Osban
patent: 4902377 (1990-02-01), Berglund et al.
patent: 4977105 (1990-12-01), Okamoto et al.
patent: 5112763 (1992-05-01), Taylor et al.
Translation of JP 62-132347 (Nase).
van den Hoek, et al., J. Vac. Sci. Technol., A7 (3) May/Jun. 1983 pp. 670-675.
S. Wolf, Silicon Processing for the VLSI Era II, Lattice Press, Sunset Beach, CA, 1990.
Chen Fusen E.
Dixit Girish A.
Kalnitsky Alexander
Hearn Brian
Hill Kenneth C.
Jorgenson Lisa K.
Radomsky Leon
Robinson Richard K.
LandOfFree
Method of forming vias for multilevel metallization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming vias for multilevel metallization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming vias for multilevel metallization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2308246