Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Patent
1998-11-05
2000-12-12
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
712218, 712235, G06F 9318, G06F 938
Patent
active
061611743
ABSTRACT:
A pipelined processor for simultaneously performs one of a plurality of successive operations on each of a plurality of successive instructions within the pipeline, the successive operations including at least an instruction fetch stage, an operand address stage, an operand fetch stage, an execution stage and a result handling stage. The processor also maintains a plurality of indicators which are selectively updated during the result handling stage for a given instruction to reflect the results obtained during the execution stage thereof. When the second instruction of first and second successively fetched instructions is a conditional transfer, a determination is made as to which indicators may be affected by the execution of the first instruction, and a determination is also made as to which indicator the conditional transfer is to test to decide whether there is a GO or a NOGO condition. If the indicator to be tested by the conditional transfer instruction is among those which may be affected by the immediately preceding instruction, the conditional transfer instruction is held at a predetermined stage, for example, in operand addressing, in the pipeline for a predetermined period, such as one full clock cycle, to permit the indicator to be tested to settle before the conditional transfer instruction tests it.
REFERENCES:
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 5442756 (1995-08-01), Grochowski et al.
patent: 5490255 (1996-02-01), Rawlinson et al.
patent: 5666507 (1997-09-01), Flora
patent: 5748935 (1998-05-01), Tremblay et al.
patent: 5796997 (1998-08-01), Lesartre et al.
patent: 5799180 (1998-08-01), Shiell et al.
patent: 5809271 (1998-09-01), Colwell et al.
patent: 5828895 (1998-10-01), Chan et al.
patent: 5964868 (1999-10-01), Gochman et al.
An Meng-Ai T.
Chang J.
Hayden B. E.
Phillips J. H.
Solakian J. S.
LandOfFree
Pipelined central processor incorporating indicator busy sensing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined central processor incorporating indicator busy sensing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined central processor incorporating indicator busy sensing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226732