Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-12-08
1997-09-16
Lee, Thomas C.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39520043, 39520059, 711150, G06F 1202, G06F 1214, G06F 15167
Patent
active
056690029
ABSTRACT:
A method and apparatus to reduce bus usage and to increase resource locking protocol compatibility within a heterogeneous processing environment. Lock indicators are maintained in stores designated as lock registers and access to a resource is gained by any processor depending upon the status of a lock register associated with that resource. Access to a locked resource is barred to all but the locking processor, and only the processor which has set a lock can use or release that locked resource. A lock register controller controls the contents of the lock registers. A given processor P1-PN is identified by a unique ID vector G1-GN. These vectors are used to indicate both that a resource is locked and to indicate the identity of the locking processor. An unlocked resource is identified by a status vector (G.O slashed.). In a preferred embodiment, acquisition of exclusive access to an available resource is obtained with a simple read command; release of exclusive access is achieved with a simple write executed by the processor which has set the lock. By convention, processors will not access a resource requiring exclusive access until an inquiry of the associated lock register returns the G.O slashed. vector to the inquiring processor.
REFERENCES:
patent: 4320451 (1982-03-01), Bachman et al.
patent: 4380798 (1983-04-01), Shannon et al.
patent: 4488217 (1984-12-01), Binder et al.
patent: 4574350 (1986-03-01), Starr
patent: 4594657 (1986-06-01), Byrns
patent: 4719569 (1988-01-01), Ludemann et al.
patent: 4744023 (1988-05-01), Welsch
patent: 4754398 (1988-06-01), Pribnow
patent: 4780822 (1988-10-01), Miller
patent: 4805106 (1989-02-01), Pfeifer
patent: 4965718 (1990-10-01), George et al.
patent: 4965719 (1990-10-01), Shoens et al.
patent: 5068781 (1991-11-01), Gillett et al.
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5115499 (1992-05-01), Stiffler et al.
patent: 5142676 (1992-08-01), Fried et al.
patent: 5263161 (1993-11-01), Barth et al.
Shaefer et al., "Program Confinement In KVM/370", Proceedings of the 1977 ACM Annual Conference, Oct. 16-19, 1977, pp. 404-410.
Loepere, "The Covert Channel Limiter Revisited", Operating Systems Review (SIGOPS), Apr. 23, 1989, New York, pp. 39-44.
Digital Equipment Corp.
Dinh D.
Lee Thomas C.
LandOfFree
Multi-processor resource locking mechanism with a lock register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor resource locking mechanism with a lock register , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor resource locking mechanism with a lock register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226129