Integrated processing and L2 DRAM cache

Details Integrated processing and L2 DRAM cache Integrated processing and L2 DRAM cache

1996-11-13

1999-04-20

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

G06F 1208

Patent

active

058954872

ABSTRACT:
An integrated processor and level two (L2) dynamic random access memory (DRAM) are fabricated on a single chip. As an extension of this basic structure, the invention also contemplates multiprocessor "node" chips in which multiple processors are integrated on a single chip with L2 cache. By integrating the processor and L2 DRAM cache on a single chip, high on-chip bandwidth, reduced latency and higher performance are achieved. A multiprocessor system can be realized in which a plurality of processors with integrated L2 DRAM cache are connected in a loosely coupled multiprocessor system. Alternatively, the single chip technology can be used to implement a plurality of processors integrated on a single chip with an L2 DRAM cache which may be either private or shared. This approach overcomes a number of issues which limit the performance and cost of a memory hierarchy. When the L2 DRAM cache is placed on the same chip as the processor, the time needed for two chip-to-chip crossings is eliminated. Since these crossings require off-chip drivers and receivers and must be synchronized with the system clock, the time involved is substantial. This means that with the integrated L2 DRAM cache, latency is reduced.

REFERENCES:
patent: 4797814 (1989-01-01), Brenza
patent: 4905188 (1990-02-01), Chuang
patent: 5249282 (1993-09-01), Segers
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5285323 (1994-02-01), Hetherington et al.
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5386547 (1995-01-01), Jouppi
patent: 5388072 (1995-02-01), Matick et al.
patent: 5450563 (1995-09-01), Gregor
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 5537573 (1996-07-01), Ware et al.
IBM TDB, "Handling Reservations in Multiple-Level Cache", P441-445, Dec. 1993, vol. 36 No. 12.
Intel, "Pentium Processor User's Manual: vol. 2: 82496 Cache Controller and 82491 Cache SRAM Data Book", 1994, pp. 3-1 to 3-3.
Hundal et al., "Determination of Optimal Sizes for a First and Second Level SRAM-DRAM On-Chip Cache Combination", 1994, pp. 60-64, IEEE.
Iwata et al., "Performance Evaluation of a Microprocessor with On-Chip DRAM and High Bandwidth Internal Bus", May/1996, pp. 269-272, IEEE.
IBM TDB, "Shared L1 Cache", pp. 277-280, Mar. 1993, vol. 36 No. 03.
ECC Distributed Across Cache Line (IBM Technical Disclosure Bulletin), EN890-0447 (G. Gilda) vol. 34 No. 6 Nov. 1991.

Affiliated with

Also associated with

Rating

Integrated processing and L2 DRAM cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated processing and L2 DRAM cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated processing and L2 DRAM cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2245530