Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1992-01-31
1994-06-21
Mintel, William
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257640, 257637, 257758, 257751, 257774, 257900, H01L 2348
Patent
active
053230477
ABSTRACT:
A method is provided for patterning a submicron semiconductor layer of an integrated circuit, and an integrated circuit formed according to the same. An interlevel dielectric layer is formed over the surface of the integrated circuit. A substantially planarizing layer is formed over the interlevel dielectric layer. A photoresist layer is formed and patterned over the planarizing layer. The planarizing layer is etched to form openings exposing selected portions of the interlevel dielectric layer, wherein each opening has substantially the same lateral dimensions. The photoresist and planarizing layers are then removed. The interlevel dielectric layer is etched in the openings to expose portions of the underlying integrated circuit.
REFERENCES:
patent: 4523963 (1985-06-01), Ohta et al.
patent: 4782037 (1988-11-01), Tomozawa et al.
patent: 4783237 (1988-11-01), Aine et al.
patent: 4966865 (1990-10-01), Welch et al.
patent: 5043790 (1991-08-01), Butler
patent: 5055423 (1991-10-01), Smith et al.
patent: 5126231 (1992-06-01), Levy
Hill Kenneth C.
Jorgenson Lisa K.
Mintel William
Robinson Richard K.
SGS-Thomson Microelectronics Inc.
LandOfFree
Structure formed by a method of patterning a submicron semicondu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structure formed by a method of patterning a submicron semicondu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure formed by a method of patterning a submicron semicondu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2222616