Refresh generator system for a dynamic memory

Details Refresh generator system for a dynamic memory Refresh generator system for a dynamic memory

1984-02-27

1986-03-11

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Data refresh

364200, G11C 700, G06F 1300

Patent

active

045758263

ABSTRACT:
A refresh generator system for a dynamic memory in a data processing system, including a processor which is responsive to a hold request signal to relinquish control of the local bus and generate a hold acknowledge signal, comprises logic means to generate a hold request signal in response to an output from a refresh timer circuit. A logic circuit is responsive to a hold request, a corresponding hold acknowledge, and the timer signal to generate a refresh control signal. This signal generates a refresh signal for the memory control circuits, increments a counter circuit and initiates operation of a sequencer circuit. The sequencer then gates the output of the counter circuit to provide a memory row address and thereafter provides a memory read output to refresh the memory row defined by the address and lastly resets the circuit to terminate the hold request signal.

REFERENCES:
patent: 4332008 (1982-05-01), Shima et al.

Affiliated with

Also associated with

Rating

Refresh generator system for a dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Refresh generator system for a dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh generator system for a dynamic memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2194494