Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-06-15
2000-10-31
Auve, Glenn A.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
714 11, G06F 1300
Patent
active
061417181
ABSTRACT:
A bridge for a multi-processor system includes bus interfaces for connection to an I/O bus of a first processing set, an I/O bus of a second processing set and a device bus. A bridge control mechanism is operable to compare address and data phases of I/O accesses by the first and second processing sets. A direct memory access mechanism is operable to initiate a direct memory access operation to read from a corresponding location in each processor set into a respective dissimilar data register associated with each processing set. The bridge control mechanism is operable during the direct memory access operation to disregard differences in the data phase for the dissimilar data write access. As a result it is possible to transfer dissimilar data from the processors into the bridge in a combined (lockstep comparison) mode. In a subsequent phase the bridge control mechanism responds to a read destination address supplied in common by the first and second processing sets for a dissimilar data read access to supply data read from a determined one of the dissimilar data registers to the first and second processing sets. In this manner the data from one processing set can be copied to the other processing set while in a combined mode.
REFERENCES:
patent: 5301283 (1994-04-01), Thacker et al.
patent: 5412778 (1995-05-01), Andres
patent: 5517648 (1996-05-01), Bertone et al.
patent: 5551035 (1996-08-01), Arnold et al.
patent: 5586253 (1996-12-01), Green et al.
patent: 5615403 (1997-03-01), Bissett et al.
patent: 5627965 (1997-05-01), Liddell et al.
patent: 5692204 (1997-11-01), Rawson et al.
patent: 5778446 (1998-07-01), Kim
patent: 5809340 (1998-09-01), Bertone et al.
patent: 5844856 (1998-12-01), Taylor
Brumm et al; 80386 A Programming & Design Handbook; pp. 31-32.
Garnett Paul J.
Oyelakin Femi A.
Rowlinson Stephen
Auve Glenn A.
Kivlin B. Noel
Sun Microsystems Inc.
LandOfFree
Processor bridge with dissimilar data registers which is operabl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor bridge with dissimilar data registers which is operabl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor bridge with dissimilar data registers which is operabl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065159