Programmable array clock/reset resource

Details Programmable array clock/reset resource Programmable array clock/reset resource

1996-09-06

1997-12-30

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, 326 46, 326 93, H03K 19177

Patent

active

057034982

ABSTRACT:
A signal distribution architecture for clock and reset signal distribution in a programmable array is disclosed. The architecture includes separate networks for distributing clock and reset signals to logic cells of the array. Each network includes a plurality of column multiplexers for selecting a column clock or reset signal from a plurality of system clock or reset signals. Within each column of logic cells are positioned sector multiplexers for selecting a sector clock or reset signal from a plurality of column clock or reset signals. The clock and reset signals are applied to the combinatorial and sequential logic circuits of each logic cell associated with a given sector multiplexer. A clock gate circuit is controlled cooperatively with an output multiplexer in each logic cell. The networks are designed with features to minimize signal skew including signal source buffering, multiplexer signal buffering and output driver sizing as a function of signal propagation distance.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4371797 (1983-02-01), Frank
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4709173 (1987-11-01), Nishimichi et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4963770 (1990-10-01), Keida
patent: 5023484 (1991-06-01), Pathak et al.
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5122685 (1992-06-01), Chan et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5245227 (1993-09-01), Furtek et al.
patent: 5254886 (1993-10-01), El-Ayat et al.
patent: 5309046 (1994-05-01), Steele
patent: 5319254 (1994-06-01), Goetting
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5332929 (1994-07-01), Chiang
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5367209 (1994-11-01), Hauck et al.
patent: 5457409 (1995-10-01), Agrawal et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5506517 (1996-04-01), Tsui et al.
"Field Programmable Gate Arrays-AT 6000 Series", Atmel Corp., San Jose, pp.1-16, 1993.
Motorola, "Product Brief, MPA10xx Field Programmable Gate Arrays," dated Sep. 27, 1993.
Payton, M., "The Motorola FPGA,"Briefing, 22 pages, dated Sep. 14, 1993.

Affiliated with

Also associated with

Rating

Programmable array clock/reset resource does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable array clock/reset resource, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable array clock/reset resource will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-206076