Timing delay generator and method including compensation for env

Details Timing delay generator and method including compensation for env Timing delay generator and method including compensation for env

1997-04-02

2000-07-18

Shah, Kamini

Data processing: measuring, calibrating, or testing

Measurement system in a specific environment

Electrical signal parameter measurement system

714700, 327261, 327276, H03H 1126

Patent

active

060920300

ABSTRACT:
Apparatus for supplying a signal after a predetermined time delay comprises circuitry for generating a base delay signal that is synchronized to a stable master oscillator insensitive to changes in at least one environmental variable. A vernier signal delay circuit provides delay increments smaller than those available from the base delay signal, the delay increments being sensitive to said at least one environmental variable. Storage circuitry is provided for storing information related to the duration of the delay increments as function of at least one environmental variable for which correction is to be supplied. Sensing circuitry is provided for sensing the at least one environmental variable for which correction is to be provided to supply a sensed at least one environmental variable. Control signal generating circuitry is provided, responsive to the sensing means and cooperating with the storage means, for generating a control signal to the vernier signal delay means to select a desired delay from among the delay increments in response to the sensed at least one environmental variable.

REFERENCES:
patent: 4124820 (1978-11-01), Arnstein
patent: 4511846 (1985-04-01), Nagy et al.
patent: 4550405 (1985-10-01), West
patent: 4675562 (1987-06-01), Herlein et al.
patent: 4789835 (1988-12-01), Herlein
patent: 4837521 (1989-06-01), Herlein et al.
patent: 5594631 (1997-01-01), Katoozi et al.
patent: 5869992 (1999-02-01), Sekino
Branson, et al., "Integrated PIN Electronics for a VLSI Test System," IEEE International Test Conference, Paper 2.2, pp. 23-27, 1988.
Chapman, et al., "High Performance Sub-Half Micron CMOS Using Rapid Thermal Processing," International Electronic Devices Meeting of the IEEE, Technical Digest, Washington, D.C. Dec. 8-11, 1991.
Shahidi, et al., "A High Performance BICMOS Technology Using 0.25 .mu.m CMOS and Double Poly 47 GHz Bipolar," Symposium on VLSI Technology, Jun. 2-4, 1992, Seattle, WA of the IEEE Electron Devices Society (IEEE Cat. No. 92CH3172-4).
Woerlee, et al., "A Low Power 0.25 .mu.m CMOS Technology," International Electronic Devices Meeting of the IEEE, Technical Digest, San Francisco, CA, Dec. 13-16, 1992.

Affiliated with

Also associated with

Rating

Timing delay generator and method including compensation for env does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing delay generator and method including compensation for env, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing delay generator and method including compensation for env will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2047386