Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-10-24
2000-08-15
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711170, 711159, 711133, G06F 1200, G06F 1300
Patent
active
06105108&
ABSTRACT:
A multiprocessor computer system releases a victim data buffer storing victim data, when system control logic determines that a count of the number of probe messages pending at a specified time equals the number of such probe messages that have had an address comparison performed after the specified time. The specified time occurs when a command to write the victim data element to main memory passes a serialization point of the computer system.
The address comparison compares a target address of a probe message with addresses of data stored in the victim data buffer and the associated cache of a CPU of the computer system.
REFERENCES:
patent: 5537575 (1996-07-01), Foley et al.
patent: 5555382 (1996-09-01), Thaller et al.
patent: 5642494 (1997-06-01), Wang et al.
patent: 5687338 (1997-11-01), Boggs et al.
patent: 5761731 (1998-06-01), Van Doren et al.
patent: 5829038 (1998-10-01), Merrell et al.
patent: 5829051 (1998-10-01), Steely, Jr. et al.
patent: 5860095 (1999-01-01), Iacobovici et l.
patent: 5900011 (1999-05-01), Saulsbury et al.
Doren Stephen Van
Steely, Jr. Simon C.
Chan Eddie P.
Compaq Computer Corporation
Kim Hong
LandOfFree
Method and apparatus for releasing victim data buffers of comput does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for releasing victim data buffers of comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for releasing victim data buffers of comput will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2018850