Adhesive bonding and miscellaneous chemical manufacture – Delaminating processes adapted for specified product – Delaminating in preparation for post processing recycling step
Patent
1992-12-30
1993-12-07
Powell, William A.
Adhesive bonding and miscellaneous chemical manufacture
Delaminating processes adapted for specified product
Delaminating in preparation for post processing recycling step
156643, 156651, 156657, 1566591, 156662, 156649, H01L 21306, B44C 122, C03C 1500, C03C 2506
Patent
active
052680665
ABSTRACT:
A waferboard assembly incorporates mechanical registration features into a substrate platform to facilitate the passive alignment of lasers integrated on a chip to fibers in integral contact with the substrate. The waferboard includes two front pedestal structures and one side pedestal structure, and two vertical post structures within a mounting region defined by the pedestal structures. The laser chip is mounted on the vertical post structures, and placed in concurrent abutting contact with the pedestal structures. The waferboard is fabricated by etching the substrate to form the front and side pedestal structures, and etching the substrate to define the grooves. In order to form the post structures, a polyimide material is deposited on the substrate using an appropriate mask.
REFERENCES:
patent: 4730198 (1988-03-01), Brown et al.
patent: 4735677 (1988-04-01), Kawachi et al.
patent: 4750799 (1988-06-01), Kawachi et al.
patent: 4844581 (1989-07-01), Turner
patent: 4880494 (1989-11-01), Kaukeinen et al.
patent: 4930854 (1990-06-01), Albares et al.
patent: 5011246 (1991-04-01), Corradetti et al.
Henry, et al., "Glass Waveguide on Silicon for Hybrid Optical Packaging" Journal of Lightwave Technology, vol. 7 No. 10, pp. 1530-1539, (Oct. 1989).
Jackson, et al., "Optical Fiber Coupling Approaches for Multi-channel Laser and Detector Arrays," SPIE, vol. 994, Optoelectronic Materials, Devices, Packaging, and Interconnects, II, pp. 40-478, (1988).
Hillerich and Geyer, "Self-Aligned Flat-Pack Fibre-Photodiode Coupling", Electronic Letters, vol. 24, No. 15, pp. 918-919 (1988).
Armiento Craig A.
Cataldo Victor
Chirravuri Jagannath
Fitzgerald Thomas W.
Haugsjaa Paul O.
GTE Laboratories Incorporated
Lohmann, III Victor F.
Powell William A.
LandOfFree
Method of fabricating waferboard structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating waferboard structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating waferboard structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2013740