Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1993-01-13
1994-11-22
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, H03K 19177
Patent
active
053672089
ABSTRACT:
A user-programmable interconnect architecture, which may be used for logic arrays for digital and analog system design, is disclosed. In one embodiment, a plurality of logic cells or modules in a matrix are connected by vertical and horizontal wiring channels. The wiring channels may in turn be programmed by the user to interconnect the various logic cells to implement the required logic function. The wiring channels comprise wiring segments connected by normally open programmable. Elements situated at the intersection of any two segments to be connected.
REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 3106698 (1963-10-01), Unger
patent: 3287702 (1962-11-01), Borck, Jr. et al.
patent: 3287703 (1962-11-01), Slotnick
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3634927 (1972-01-01), Neale et al.
patent: 3816725 (1974-06-01), Greer
patent: 3818452 (1974-06-01), Greer
patent: 3849638 (1974-11-01), Greer
patent: 3987287 (1974-10-01), Cox
patent: 4240094 (1980-12-01), Mader et al.
patent: 4293783 (1981-10-01), Patil
patent: 4307379 (1981-12-01), Wyland
patent: 4409499 (1983-10-01), Zapisek et al.
patent: 4414547 (1983-11-01), Knapp et al.
patent: 4442507 (1984-04-01), Roesner
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4513307 (1985-04-01), Brown
patent: 4541067 (1985-09-01), Whitaker
patent: 4545111 (1985-10-01), Johnson
patent: 4569120 (1986-02-01), Stacy et al.
patent: 4569121 (1986-02-01), Lim et al.
patent: 4590589 (1986-05-01), Gerzberg
patent: 4597162 (1986-07-01), Johnson et al.
patent: 4599705 (1986-07-01), Holmberg et al.
patent: 4609830 (1986-09-01), Brandman
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4670749 (1987-06-01), Freeman
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4780846 (1988-10-01), Tanabe et al.
An Associative Logic Matrix; Journal of Solid State Circuits; vol. SC-11, No. 5, Oct. 1976 pp. 679-691; by D. L. Greer.
On The Use of Nonvolatile Programmable Links for Restructurable VLSI; Jan. 1979 Caltech Conference on VLSI-pp. 95-104 by J. I. Raffel.
A Programmable Logic Approach for VLSI; IEEE Transactions on Computers; vol. c-28, No. 9 Sep. 1979 pp. 594-601 by S. Patil & T. Welch.
A High Density Programmable Logic Array Chip; IEEE Transactions on Computers, vol. C-28, No. 9, Sep. 1979 pp. 602-608 by R. Wood.
An Electrically Alterable PLA for Fast Turnaround-Time VLSI Development Hardware; IEEE Journal of Solid State Circuits vol. SC=-15 No. 5, Oct. 1981, pp. 570-577.
A VLSI Architecture for Sound Synthesis; Department of Computer Science, California Institute of Technology, 5158:TR84, Oct. 10, 1984 by J. Wawrzynek and C. Mead.
Restructurable VLSI Program of MIT Lincoln Laboratories; Semi-annual Technical Summary Report to the Defense Advanced Research Projects Agency by A. H. Anderson, Jan. 20, 1981.
Restructurable VLSI Program of MIT Lincoln Laboratories; Semi-annual Technical Summary Report to the Defense Advanced Research Projects Agency by P. Blankenship, Oct. 14, 1991.
Restructurable VLSI Program of MIT Lincoln Laboratories; Semi-annual Technical Summary Report to the Defense Advanced Research Projects Agency Jan. 14, 1982 by P. Blankenship.
Restructurable VLSI Program of MIT Lincoln Laboratories; Semi-annual Technical Summary Report to the Defense Advanced Research Projects Agency Aug. 16, 1982 by P. Blankenship.
Restructurable VLSI Program of MIT Lincoln Laboratories; Semi-annual Report to the Defense Advanced Research Projects Agnecy Jan. 12, 1983 by P. Blankenship.
Laser Programmed Vias for Restructurable VLSI; International Electron Devices Meeting 1980 pp. 132-135 by J. I. Raffel; M. L. Naiman, R. L. Burke, G. H. Chapman and P. G. Gottschalk.
A Demonstration of very large area integration using Restructurable Laser Links; IEEE ISSCC 1982 by J. I. Raffel, G. H. Chapman, K. H. Konkle and A. M. Soares.
Restructurable VLSI, Redundancy Workship, IEEE Solid-State Circuits and Technology Committee May 5, 1982 by A. H. Anderson.
Restructurable VLSI Using Laser Cutting and Linking; SPIE/LA '83 Jan. 17-21, 1983 by J. I. Raffel.
Laser Formed Connections Using Polyimide; Applied Physics Letter, vol. 42, No. 8 (Apr. 15, 1983) pp. 705-706 by J. I. Raffel, J. F. Freidin & G. H. Chapman.
A Demonstration of Very Large Area Integration Using Laser Restructuring IEEE 1983 International Symposium on Circuits and Systems Proceedings May 1983 by J. I. Raffel, A. H. Anderson, G. H. Chapman, S. L. Garverick, K. H. Konkle, B. Mathur and A. M. Soares.
A Single Wafer 16-Point 16-MHZ FFT Processor; IEEE Proceedings of the Custom Integrated Circuits Conference, May 1983 by S. L. Garverick & E. A. Pierce.
A demonstration of very large area integration using laser restructuring; International Symposium on Circuits and Systems, May 2-4, 1983 pp. 781-784 by J. I. Raffel, A. H. Anderson G. C. Chapman, S. L. Garverick, K. H. Konkle, B. Mathur and A. Soares.
Assignment and Linking Software for Restructurable VLSI; IEEE 1983 Custom Integrated Circuits Conference of May 23-25, 1983 by L. S. Snyder and E. A. Pierce.
Interconnection and Testing of a Wafer-Scale circuit with Laser Processing; Digest of Technical Papers of the Conference and Electro-Optics of Jun. 19-22, 1984 p. 222 by G. H. Chapman, A. H. Anderson, K. H. Konkle, B. Mathur, J. I. Raffel and A. M. Soares.
A Wafer-Scale Digital Integrator; IEEE International Conference on Computer Design-VLSI in Computers 1984, pp. 121-126; by J. I. Raffel A. H. Anderson, G. H. Chapman, K. H. Konkle B. Mathur, A. M. Soares and P. W. Wyatt.
Process Considerations in restructurable VLSI for Wafer-Scale Integral Technical Digest of the International Electron Devices Meeting 1984, pp. 626-629 by P. W. Wyatt, J. I. Raffel, G. H. Chapman, B. Mathur J. A. Burns & T. O. Herndon.
A Wafer-Scale Digital Integrator Using Restructurable VLSI; IEEE Journal of Solid-State Circuits, Fe. 1985 Vo. SC-20 pp. 399-406 by J. I. Raffel, A. H. Anderson, G. H. Chapman, K. H. Konkle, B. Mathur, A. M. Soares and P. W. Wyatt.
A specialized Silicon compiler and programmable Chip for Language Recognition, VLSI Electronics Microstructure Science, vol. 14, p. 139, 19 Michael J. Foster.
Fault Diagnosis of Switches in Wafer-Scale Arrays ICCAD, 1986 p. 292, Yoon-Hwa, Donald S. Fussell and Microslw Malek.
Large Scale Integration of MOS Complex Logic; A Layout Method I.E.E.E. Journal of Solid-state Circuits, vol. SC-2, Dec. 1967 p. 182 Arnold Wei.
A Cellular Threshold Array IEEE Transactions on Electronic Computers Oct. 1967 p. 680 William H. Kautz.
Cutpoint Cellular Logic, IEEE Transactions on Electronic Computers, Dec. 1964, p. 685 by R. C. Minnock.
Cellular Interconnection Arrays, IEEE Transactions on Computers vol. C-17, No. 5 (May 1968) p. 443 by Kantz, Levitt and Waksman.
Cellular Logic-in-Memory Arrays, IEEE Transactions on Computers, vol. C-18, No. 8 (Aug. 1967) p. 719 by W. Kantz.
A Rectangular Logic Array IEEE Transaction on Computers, vol. C-21, No. 8 (Aug. 1972), p. 848 by S. B. Akers.
Microprogrammed Arrays, IEEE Transactions on Computers, vol. C-21, No. 9 (Sep. 1972), p. 974 by J. R. Jump et al.
Wafer Integrated Semiconductor Mass Memory, (Publication unknown) by W. A. Geideman, A. L. Soloman.
Wafer-Scale Integration-A Fault-Tolerant Procedure IEEE Journal of Solid-State Circuits, vol. SC-13, No. 3, 1978 p. 33 by R. C. Aubusson and I. Catt.
A Dense Gate Matrix Layout Method for MOS VLSI, IEEE Journal of Solid State Circuits, vol. SC-15, No. 4 Aug. 1980 by A. Lpez, H. Law.
Introduction to the Configurable Highly Parallel Computer Nov. 1980, Revised May 1981 by L. Snyder.
The Configurable, Highly Parallel (CHip) Approach for Signal Processing Application proceedings of the Technical Symposium East, Society of Photo-Optical Instrumentation Engineers, 1982 by L. Snyder.
The Role of the CHip Computer in Signal Processing, Concurrent Array Processors: Architectures and Languages, p. 170 (Publication unknown) Wafer Scale Integration of Parallel Processors by L. Snyder.
WASP-A Wafer-scale Systolic Processor IEEE, p. 665, 1985 Kye S. Hedlund.
Design of Switches for Self-Reconfiguring V
Chiang Steve S. S.
El Gamal Abbas
Actel Corporation
Hudspeth David R.
LandOfFree
Reconfigurable programmable interconnect architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reconfigurable programmable interconnect architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable programmable interconnect architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1993062