Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Patent
1998-07-31
2000-10-03
Clark, Sheila V.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Ball or nail head type contact, lead, or bond
781 48, H01L 2348, H01L 2352, H01L 2940
Patent
active
061277363
ABSTRACT:
A method for forming an interconnect for making a temporary or permanent electrical connection to a semiconductor dice is provided. The interconnect includes a rigid substrate on which an insulating layer and a pattern of conductors are formed. A compliant layer is formed on the insulating layer of a material such as polyimide. Vias are formed in the compliant layer with metal contacts in electrical communication with the conductors. Microbumps are formed on the compliant layer in electrical communication with the contacts and are adapted to flex with the compliant layer. The interconnect can be used to provide a temporary electrical connection for testing bare semiconductor dice. Alternately the interconnect can be used for flip chip mounting dice for fabricating multi chip modules and other electronic devices.
REFERENCES:
patent: 3461357 (1969-08-01), Mutter et al.
patent: 3809625 (1974-05-01), Brown et al.
patent: 4005472 (1977-01-01), Harris et al.
patent: 4661375 (1987-04-01), Thomas
patent: 4764804 (1988-08-01), Sahara et al.
patent: 4927505 (1990-05-01), Sharma et al.
patent: 4970571 (1990-11-01), Yamakawa et al.
patent: 5072289 (1991-12-01), Sugimoto et al.
patent: 5090118 (1992-02-01), Kwon et al.
patent: 5123850 (1992-06-01), Elder et al.
patent: 5169680 (1992-12-01), Ting et al.
patent: 5225037 (1993-07-01), Elder et al.
patent: 5262718 (1993-11-01), Svendsen et al.
patent: 5289631 (1994-03-01), Koopman
patent: 5302891 (1994-04-01), Wood et al.
patent: 5308796 (1994-05-01), Feldman
patent: 5329423 (1994-07-01), Scholz
patent: 5367253 (1994-11-01), Wood et al.
patent: 5376584 (1994-12-01), Agarwala
patent: 5408190 (1995-04-01), Wood et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5438223 (1995-08-01), Higashi et al.
patent: 5440240 (1995-08-01), Wood et al.
patent: 5461261 (1995-10-01), Nishiguchi
patent: 5487999 (1996-01-01), Farnworth
patent: 5492235 (1996-02-01), Crafts et al.
patent: 5534465 (1996-07-01), Frye et al.
patent: 5569960 (1996-10-01), Kumazawa et al.
patent: 5602422 (1997-02-01), Schueller et al.
patent: 5656858 (1997-08-01), Kondo et al.
patent: 5661336 (1997-08-01), Phelps, Jr. et al.
patent: 5678301 (1997-10-01), Gochnour et al.
patent: 5753973 (1998-05-01), Yasunaga et al.
patent: 5757078 (1998-05-01), Matsuda et al.
patent: 5789271 (1998-08-01), Akram
patent: 5801449 (1998-09-01), Dehaine et al.
patent: 5808360 (1998-09-01), Akram
patent: 5834366 (1998-11-01), Akram
patent: 5869904 (1999-02-01), Shoji et al.
patent: 5872404 (1999-02-01), Lynch et al.
"Solder Bump Formation on VIA Holes", IBM Technical Disclosure Bulletin, vol. 37, No. 06B, Jun. 1994.
Clark Sheila V.
Gratton Stephen A.
Micro)n Technology, Inc.
LandOfFree
Microbump interconnect for semiconductor dice does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microbump interconnect for semiconductor dice, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microbump interconnect for semiconductor dice will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-198569