System and method for indicating that a processor has prefetched

Details System and method for indicating that a processor has prefetched System and method for indicating that a processor has prefetched

1995-08-23

1998-05-26

Kim, Matthew M.

395464, 395471, G06F 1208

Patent

active

057581193

ABSTRACT:
Within a data processing system implementing L1 and L2 caches and stream filters and buffers, prefetching of cache lines is performed in a progressive manner. In one mode, data may not be prefetched. In a second mode, two cache lines are prefetched wherein one line is prefetched into the L1 cache and the next line is prefetched into a stream buffer. In a third mode, more than two cache lines are prefetched at a time. In the third mode cache lines may be prefetched to the L1 cache and not the L2 cache, resulting in no inclusion between the L1 and L2 caches. A directory field entry provides an indication of whether or not a particular cache line in the L1 cache is also included in the L2 cache.

REFERENCES:
patent: 4774654 (1988-09-01), Pomerene et al.
patent: 4823259 (1989-04-01), Aichelmann, Jr. et al.
patent: 5136700 (1992-08-01), Thacker
patent: 5369753 (1994-11-01), Tipley
patent: 5386547 (1995-01-01), Jouppi
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5490261 (1996-02-01), Bean et al.
patent: 5539895 (1996-07-01), Bishop et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5564035 (1996-10-01), Lai
patent: 5566324 (1996-10-01), Kass
patent: 5581725 (1996-12-01), Nakayama
patent: 5592616 (1997-01-01), Finch et al.
patent: 5623652 (1997-04-01), Liu et al.
Chen, Effective Hardware--Based Data Prefetching for High-Performance Processors, IEEE Transactions on Computers, vol. 44, No. 5, pp. 609-623, May 1995.
Cache Prefetching Scheme with Increased Timeliness and Conditional Prefetches for a Two-Level Cache Structure, IBM Technical Disclosure Bulletin, vol. 34, No. 2., pp. 375 and 376, Jul. 1991.
Bennett et al., Presetching in a Multilevel Memory Hierarchy, IBM Technical Disclosure Bulletin, vol. 25, No. 1, pp. 88, Jun. 1982.
Pomerene et al., Second Level Cache for MP systems, IBM Technical Disclosure Bulletin, vol. 27, No. 1A, pp. 298-300, Jun. 1984.
Second Level Cache for MP Systems, IBM Technical Disclosure Bulletin, vol. 27, No. 1A, pp. 298-300, Jun. 1984.
Evaluating Stream Buffers as a Secondary Cache Replacement, S. Palacharla and R. Kessler, 1994 IEEE 1063-6879/94, pp. 24-33.

Affiliated with

Also associated with

Rating

System and method for indicating that a processor has prefetched does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for indicating that a processor has prefetched, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for indicating that a processor has prefetched will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1975930