Superscalar microprocessor including a reorder buffer which dete

Details Superscalar microprocessor including a reorder buffer which dete Superscalar microprocessor including a reorder buffer which dete

1996-02-20

1998-12-08

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711169, 711132, 711125, 711119, 395392, 36471604, G06F 938

Patent

active

058482873

ABSTRACT:
A superscalar microprocessor is provided which maintains coherency between a pair of caches accessed from different stages of an instruction processing pipeline. A dependency checking structure is provided within the microprocessor. The dependency checking structure compares memory accesses performed from the execution stage of the instruction processing pipeline to memory accesses performed from the decode stage. The decode stage performs memory accesses to a stack cache, while the execution stage performs its accesses (address for which are formed via indirect addressing) to the stack cache and to a data cache. If a read memory access performed by the execution stage is dependent upon a write memory access performed by the decode stage, the read memory access is stalled until the write memory access completes. If a read memory access performed by the decode stage is dependent upon a write memory access performed by the execution stage, then the instruction associated with the read memory access and subsequent instructions are flushed. Data coherency is maintained between the pair of caches while allowing stack-relative accesses to be performed from the decode stage. The comparator circuits used to perform the comparison are configured to compare a field of address bits instead of the entire address, reducing the size while still maintaining accurate dependency checking by qualifying the resulting comparison signals with an indication that both addresses hit in the same storage location within the stack cache.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5420991 (1995-05-01), Konigsfeld et al.
patent: 5434987 (1995-07-01), Abramson et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5471598 (1995-11-01), Quattromani et al.
patent: 5577200 (1996-11-01), Abramson et al.
patent: 5588126 (1996-12-01), Abramson et al.
patent: 5606670 (1997-02-01), Abramson et al.
patent: 5619408 (1997-04-01), Black et al.
patent: 5634068 (1997-05-01), Nishtala
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.

Affiliated with

Also associated with

Rating

Superscalar microprocessor including a reorder buffer which dete does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Superscalar microprocessor including a reorder buffer which dete, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar microprocessor including a reorder buffer which dete will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-189205