DRAM with new I/O data path configuration

Static information storage and retrieval – Read/write circuit – Differential sensing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365205, 365208, G11C 702

Patent

active

057814880

ABSTRACT:
In accordance with this invention, a DRAM with a staggered bitline sense amplifier configuration utilizes an I/O data path scheme which minimizes the time delay through the I/O data path. The DRAM includes a first and a second memory arrays wherein a first external sense amplifier receives on an input terminal a signal corresponding to the state of a memory cell selected from the first memory array via a first column decoding circuit. A second external sense amplifier receives on an input terminal a signal corresponding to the state of a memory cell selected form the second memory array via a second column decoding circuit. Each of the two external sense amplifiers has an output terminal which are shorted together. A tristate signal feeding another input terminal of each of the two external sense amplifiers is used to eliminate data contention on the shorted output terminals.

REFERENCES:
patent: 5325336 (1994-06-01), Tomishima et al.
patent: 5329494 (1994-07-01), Suzuki et al.
patent: 5367488 (1994-11-01), An
patent: 5383159 (1995-01-01), Kubota
patent: 5473576 (1995-12-01), Matsui
patent: 5600603 (1997-02-01), McDaniel
patent: 5644543 (1997-07-01), Kim et al.
patent: 5648928 (1997-07-01), Yoon et al.
patent: 5668766 (1997-09-01), Bramnik
patent: 5671188 (1997-09-01), Patel et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

DRAM with new I/O data path configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM with new I/O data path configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM with new I/O data path configuration will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1889740

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.