Interrupt transmission via specialized bus cycle within a symmet

Details Interrupt transmission via specialized bus cycle within a symmet Interrupt transmission via specialized bus cycle within a symmet

1997-02-03

1998-07-14

Harvey, Jack B.

395733, G06F 1300

Patent

active

057811873

ABSTRACT:
A symmetrical multiprocessing system is provided that includes centralized interrupt control unit. The interrupt control unit is coupled to a plurality of processing units and to a plurality of interrupt sources. The interrupt control unit advantageously allows for the expansion of each interrupt pin by setting the interrupt control unit in a cascade mode. Furthermore, the central control unit is responsive to specialized interrupt cycles which allows I/O devices and/or bus bridge devices to initiate of an interrupt without requiring a dedicated interrupt line. The central interrupt control unit further allows each interrupt to be prioritized independently of its associated vector ID, and prevents the occurrence of spurious interrupts by providing a programmable latency timer which causes the central interrupt control unit to delay its response to End Of Interrupt (EOI) instructions. An auto-chaining technique is further implemented by the central interrupt control unit to sequentially provide broadcast interrupts to various processing units based on their current task priority values. Finally, the central interrupt control unit further handles system management interrupts (SMIs) from sources such as power management units and ensures proper system operation even if the requested system management function affects operations being carried by other processing units.

REFERENCES:
patent: 3665415 (1972-05-01), Beard et al.
patent: 3757307 (1973-09-01), Cosserat et al.
patent: 4004283 (1977-01-01), Bennett et al.
patent: 4495569 (1985-01-01), Kagawa
patent: 4644465 (1987-02-01), Imamura
patent: 4716523 (1987-12-01), Burrus, Jr. et al.
patent: 4839800 (1989-06-01), Barlow et al.
patent: 4953072 (1990-08-01), Williams
patent: 4967342 (1990-10-01), Lent et al.
patent: 5043882 (1991-08-01), Ikeno
patent: 5101497 (1992-03-01), Culley et al.
patent: 5125093 (1992-06-01), McFarland
patent: 5129068 (1992-07-01), Wantanabe et al.
patent: 5131081 (1992-07-01), MacKenna et al.
patent: 5133056 (1992-07-01), Miyamori
patent: 5218703 (1993-06-01), Fleck et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5428799 (1995-06-01), Woods et al.
Frantz G.A., et al., "The Texas Instruments TMS320C25 Digital Signal Microcomputer", Dec. 6, 1986, vol. 6, No. 6, pp. 10-27.
Dubois Y.A. et al., "Portable Applications For PC-Compatible Chip Sets", Nov. 1, 1991, vol. 35, pp. 471-476.
European Search Report for PCCS/TT0366/SMP, dated Apr. 18, 1996.
Communication from European Patent Office for PCS/TT0490/495/95303292.7.
Intel, "MultiProcessor Specification", Version 1.1 (Apr. 1994).

Affiliated with

Also associated with

Rating

Interrupt transmission via specialized bus cycle within a symmet does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interrupt transmission via specialized bus cycle within a symmet, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interrupt transmission via specialized bus cycle within a symmet will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1886713