Programmable logic array

Details Programmable logic array Programmable logic array

1995-11-21

1998-07-14

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 38, 326 41, 36518908, 257686, 257777, H03K 19177, H01L 2302

Patent

active

057810311

ABSTRACT:
A programmable logic array (PLA) includes two direct-write EEPROM arrays, and PLA logic circuitry, such as feedback, drivers and input and output circuitry. One EEPROM array acts as an AND array and the other acts as n OR array. The PLA can be used for a memory function or a PLA function. In one aspect, the EEPROM arrays are placed on a first chip and the PLA logic circuitry a second chip. The first and second chips are stacked face-to-face, and force-responsive self-interlocking microconnectors are used to physically and electrically connect the separate chips. The separate chips are fabricated concurrently to reduce turn-around time.

REFERENCES:
patent: 4140967 (1979-02-01), Balasubramanian et al.
patent: 4158239 (1979-06-01), Bertin
patent: 4177452 (1979-12-01), Balasubramanian et al.
patent: 4212026 (1980-07-01), Balasubramanian et al.
patent: 4266282 (1981-05-01), Henle et al.
patent: 4388704 (1983-06-01), Bertin et al.
patent: 4426689 (1984-01-01), Henle et al.
patent: 4467342 (1984-08-01), Tower
patent: 4500905 (1985-02-01), Shibata
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4706166 (1987-11-01), Go
patent: 4754316 (1988-06-01), Reid
patent: 4761681 (1988-08-01), Reid
patent: 4801992 (1989-01-01), Golubic
patent: 4886987 (1989-12-01), Usami
patent: 4887338 (1989-12-01), Handler
patent: 4887339 (1989-12-01), Bellanger
patent: 4894706 (1990-01-01), Sato et al.
patent: 4897708 (1990-01-01), Clements
patent: 4912677 (1990-03-01), Itano et al.
patent: 4939568 (1990-07-01), Kato et al.
patent: 4950173 (1990-08-01), Minemura et al.
patent: 4959564 (1990-09-01), Steele
patent: 4999311 (1991-03-01), Dzarnoski, Jr. et al.
patent: 5006073 (1991-04-01), Mennona, Jr.
patent: 5025306 (1991-06-01), Johnson et al.
patent: 5053646 (1991-10-01), Higuchi et al.
patent: 5089880 (1992-02-01), Meyer et al.
patent: 5105388 (1992-04-01), Itano et al.
patent: 5110298 (1992-05-01), Dorinski et al.
patent: 5116462 (1992-05-01), Bartha et al.
patent: 5130276 (1992-07-01), Adams et al.
patent: 5196722 (1993-03-01), Bergendahl et al.
patent: 5202754 (1993-04-01), Bertin et al.
patent: 5315178 (1994-05-01), Snider
patent: 5352940 (1994-10-01), Watson
Anacker et al. "Fabrication of Multiple Miniature Electrical Connector", IBM Technical Disclosure Bulletin, vol. 19, No. 1, Jun. 1976, 1 page.
Henle, R. A., "Vertical Chip Packaging", IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr. 1978, p. 4339.
RAM PACK 32, Irvine Sensors Corp., Costa Mesa, CA, brochure, 1 page.
Chang, H. "Bubble Domain Three Dimensional Magneto-Optic Memory", IBM Technical Disclosure Bulletin, vol. 14, No. 9, Feb. 1972, p. 2561.
Johnson, A.H., "Edge-Connected Chip Carrier", IBM Technical Disclosure Bulletin, vol. 21, No. 7, Dec. 1978, p. 2763.
Suer M., "Pursuing 3-D Packages", Electronic Engineering Times, Jan. 21, 1991, p. 66.
Val et al. "3-D Interconnection for Utra-Dense Multi-chip Packages", IEEE International Solid-State Circuits Conference, 1990, pp. 56-57.
Fleisher, H. E et al. "an Introduction to Array Logic", IBM Journal of Research and Development, vol. 19, No. 2, Mar. 1975.
McConnell et al., "An Experimental 4 Mb Flash EEPROM with Sector Erase", IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 484-491.
Kuriyama et al., "A 5V Only 0.6 .mu.m Flash EEPROM with Row Decoder Scheme in Triple-Well Structure", IEEE International Solid State Circuits Conference, 1992, pp. 152-153.
Little, M.J. et al, "The 3-D Computer" (Hughes Research Lab), J. VLSI Sig. Proc. 2, 79 (1990), one page.
Higuchi et al., "an 85ns 16Mb CMOS EEPROM with Alterable Word Organization", IEEE International Solid-State Circuits Conference, 1990, pp. 56-57.
Munchmeyer, D. and Langen, J., "Manufacture of three-dimensional microdevices using synchrotron radiation (invited)", Rev. Sci. Instrum., 63 (1), Jan. 1992, pp. 713-721.
Reed et al., "Silicon Micro-Velcro", Advanced Materials, 4, No. 1, 1992, pp. 48-52.
Han et al, "Micromechanical Velcro", Journal of Microelectromechanical Systems, vol. 1, No. 1, Mar. 1992, 7 pages.

Affiliated with

Also associated with

Rating

Programmable logic array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1885758