Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-03-17
1998-07-14
Loke, Steven H.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257345, H01L 2976, H01L 2994
Patent
active
057809070
ABSTRACT:
A semiconductor device including a semiconductor substrate 10 of a first conduction-type, first wells 20a, 20b of a second conduction-type formed in a first region on the primary surface of the semiconductor substrate 10, a second well 22a formed in a second region on the primary surface of the semiconductor substrate 10 other than the first region, a third well 22b of the first conduction-type formed in the first well, and high-concentration impurity-doped layers 26 of the first conduction-type formed in deep portions of the semiconductor substrate spaced from the primary surface of the semiconductor device in device regions. In a semiconductor device having triple wells, the high-concentration impurity-doped layers are formed in deep portions inside of the device regions. Accordingly, in the case where the wells have a low concentration so that the transistors have a low threshold voltage, the deep portions of the wells can independently have a high concentration. As a result, punch-through between the source/drain diffused layer of the transistor formed in an inner well of a double well, and the well outside of the double well can be prevented. This structure is also effective to prevent latch-up.
REFERENCES:
patent: 5373476 (1994-12-01), Jeon
patent: 5514889 (1996-05-01), Cho et al.
Genus, Inc. Presents: "The 1990's Smart and Economic Device and Process Desings for ULSI Technology", Parc Fifty-Five Hotel, San Francisco, CA, Jul. 21, 1993.
H. Mikoshiba, "A novel CMOS Process Utilizing After-Gate-Implantation Process", 1986 Symposium on VLSI technology.
John Ogawa et al., "MeV implantation technology: Next generation manufacturing with current-generation equipment", Solid State Technology, pp. 28-35.
Ema Taiji
Ikemasu Shinichiroh
Itabashi Kazuo
Mitani Junichi
Suzuki Seiichi
Fujitsu Limited
Loke Steven H.
LandOfFree
Semiconductor device having triple wells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having triple wells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having triple wells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1884820