Patent
1997-09-02
1998-05-19
Sheikh, Ayaz R.
395868, G06F 946
Patent
active
057548668
ABSTRACT:
Apparatus for transferring commands over a system transmission path between first and second components in a digital data system including a first-in first-out circuit having a plurality of stages arranged in the system transmission path, circuitry for generating a first signal to indicate that a component to which a command in the FIFO circuit is directed is unable to handle an operation commanded, and a delay circuit responsive to the first signal for causing the generation of an interrupt request signal after a preselected time.
REFERENCES:
patent: 4099255 (1978-07-01), Stanley et al.
patent: 4449182 (1984-05-01), Rubinson et al.
patent: 4758950 (1988-07-01), Cruess et al.
patent: 4823312 (1989-04-01), Michael et al.
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4995056 (1991-02-01), Fogg, Jr. et al.
patent: 5159447 (1992-10-01), Haskell et al.
patent: 5175732 (1992-12-01), Hendel et al.
patent: 5241660 (1993-08-01), Michael et al.
patent: 5287458 (1994-02-01), Michael et al.
patent: 5307459 (1994-04-01), Petersen et al.
patent: 5363506 (1994-11-01), Fukuoka
patent: 5423049 (1995-06-01), Kurihara
patent: 5437047 (1995-07-01), Nakamura
patent: 5506993 (1996-04-01), Fitch et al.
patent: 5552744 (1996-09-01), Kobayakawa et al.
King Stephen L.
Nvidia Corporation
Sheikh Ayaz R.
Wiley David A.
LandOfFree
Delayed interrupts with a FIFO in an improved input/output archi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Delayed interrupts with a FIFO in an improved input/output archi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delayed interrupts with a FIFO in an improved input/output archi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1864455