Combined cache tag and data memory architecture

Details Combined cache tag and data memory architecture Combined cache tag and data memory architecture

1998-12-28

2000-05-23

Bragdon, Reginald G.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711128, 711129, 711 5, G06F 1208

Patent

active

060676000

ABSTRACT:
A cache memory circuit for use in a cache memory system having a predetermined width is comprised of a memory array divided into a cache data memory portion and a tag memory portion. The proportion of the tag memory portion with respect to the cache data memory portion is the same as the proportion of the cache data memory portion to the width of the cache memory system. Support circuitry is provided for reading information into and out of both of the memory portions. A method for laying out such a cache memory circuit is also disclosed.

REFERENCES:
patent: 5301296 (1994-04-01), Mohri et al.
patent: 5353424 (1994-10-01), Partovi et al.
patent: 5564034 (1996-10-01), Miyake

Affiliated with

Also associated with

Rating

Combined cache tag and data memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Combined cache tag and data memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combined cache tag and data memory architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1844477