Multiport memory with pipelined serial input

Static information storage and retrieval – Addressing – Multiple port access

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36523009, 365219, 36518912, 365221, G11C 1300

Patent

active

054522595

ABSTRACT:
A multiport memory having a serial input port receives serial data into a pipeline. The pipeline is emptied in response to a transfer signal at a time before the parallel transfer of data from a serial to parallel conversion register into memory. The pipeline in one embodiment includes in serial connection an input latch, a first isolation gate, a write register, a second isolation gate, an I/O bus, and means for equilibrating the I/O bus. The pipeline is controlled by write control logic so that the pipeline is emptied while equilibration of digit lines is being disabled. In a video random access memory (VRAM) embodiment, a tap counter and hold register specify the next position for serial access to the serial access register. These elements are controlled by write control logic in response to a transfer signal and a serial clock signal to allow the tap counter to increment while emptying the pipeline. When the pipeline is already empty, no increment takes place. In another embodiment, the input data latch is clocked toward the end of the serial clock cycle rather than near the beginning. The resulting negative setup time is useful in system designs wherein the serial clock is applied directly to processor logic to produce serial data and to multiport memory to receive the serial data after it has been produced.

REFERENCES:
patent: 4648077 (1987-03-01), Pinkham et al.
patent: 5260905 (1993-11-01), Mori
patent: 5321665 (1994-06-01), Balistreri et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiport memory with pipelined serial input does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiport memory with pipelined serial input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport memory with pipelined serial input will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1833943

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.