DRAM having peripheral circuitry in which source-drain interconn

Details DRAM having peripheral circuitry in which source-drain interconn DRAM having peripheral circuitry in which source-drain interconn

1997-06-18

1999-09-07

Jackson, Jr., Jerome

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

257758, 257752, 257296, 257384, H01L 27108, H01L 2978

Patent

active

059491108

ABSTRACT:
A MOS transistor included in a peripheral circuit of a DRAM has conductive layers for interconnection on respective surfaces of a pair of source.multidot.drain regions. The source.multidot.drain interconnection layers are electrically connected to the source.multidot.drain regions through the conductive layers. One of the pair of conductive layers is formed in the same step as a bit line of a memory cell, by the same material as the bit line. The other one of the pair of conductive layers is formed in the same step as a storage node of a capacitor of the memory cell, by using the same material as the storage node. The pair of conductive layers prevent direct connection between the source.multidot.drain interconnection layer and the source.multidot.drain regions, so that reduction in size of the source.multidot.drain regions can be realized.

REFERENCES:
patent: 1826120 (1931-10-01), Booth
patent: 2512174 (1950-06-01), Roeder
patent: 4614252 (1986-09-01), Tarner
patent: 4641727 (1987-02-01), McKelvy
patent: 4713356 (1987-12-01), Hiruta
patent: 4721213 (1988-01-01), Eitel
patent: 4879257 (1989-11-01), Patrick
patent: 4931845 (1990-06-01), Ema
patent: 5057898 (1991-10-01), Adan et al.
patent: 5196910 (1993-03-01), Moriuchi et al.
patent: 5327994 (1994-07-01), Smith
Kaga et al., "A Crown Type Stacked Capacitor Cell for a 1.5V Operation 64 DRAM", Proceedings of 37th Applied Physics Association Conference, 2nd Vol., p. 582, no date.
Wakamiya et al., "Novel Stacked Capacitor Cell for 64Mb DRAM", 1989 Symposium on VLSI Technology Digest of Technical Papers, pp. 69-70, no month.

Affiliated with

Also associated with

Rating

DRAM having peripheral circuitry in which source-drain interconn does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM having peripheral circuitry in which source-drain interconn, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM having peripheral circuitry in which source-drain interconn will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1806911