CMOS input circuit

Electronic digital logic circuitry – Interface – Supply voltage level shifting

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326121, H03K 190175

Patent

active

054633303

ABSTRACT:
A CMOS circuit (7) receives the potentials V.sub.CC and V.sub.EE1 from potential points (50 and 52), respectively, to apply an output to the gate of a transistor (3a). The drain of the transistor (3a) is connected through a resistor (4) to a potential point (53) providing the potential V.sub.EE2. The gate of a transistor 6, along with the drain of the transistor (3a), is connected through the resistor (4) to the potential point (53). The gate of a transistor (5) is connected to an input terminal (IN). In this circuit configuration, the time constant of potential drop toward the potential V.sub.EE2 at the gate of the transistor (6) through the resistor (4) is smaller because the gate capacitance of the transistor (5) does not relate thereto, so that a quick potential drop at the gate of the transistor (6) can be achieved.

REFERENCES:
patent: 4469960 (1984-09-01), Raghunathan
patent: 4506164 (1985-03-01), Higuchi
patent: 5225721 (1993-07-01), Gal et al.
patent: 5332934 (1994-07-01), Hashimoto

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

CMOS input circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CMOS input circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CMOS input circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1775815

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.