Memory cell sense technique

Details Memory cell sense technique Memory cell sense technique

1992-02-03

1993-11-02

LaRoche, Eugene R.

Static information storage and retrieval

Systems using particular element

Flip-flop

365203, G11C 1100

Patent

active

052589480

ABSTRACT:
A memory cell sense technique for sensing a logic state of a memory cell. An output level translator (33) which can be preset to a predetermined logic state is utilized. A current source circuit (24) and a current sink circuit (26) change memory cell sensing into two distinct modes. In the first mode, the memory cell logic state is identical to the preset output logic state. The memory cell generates a differential voltage which is countered by a differential voltage created by the current source and current sink circuit. Inputs to a sensing circuit common mode and non-complemented output (44) remains in the preset logic state. In the second mode, the current source circuit and current sink circuit aid the memory cell in generating a differential voltage. The sensing circuit senses the differential voltage and changes the non-complemented output (44) from the preset logic state.

REFERENCES:
patent: 4123799 (1978-10-01), Peterson
patent: 4326269 (1982-04-01), Ludington
patent: 4542483 (1985-09-01), Procyk
patent: 4991141 (1991-02-01), Tran
patent: 5034923 (1991-07-01), Kuo
patent: 5068830 (1991-11-01), Plants

Affiliated with

Also associated with

Rating

Memory cell sense technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory cell sense technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell sense technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1762843