Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-08-08
1999-05-18
Fahmy, Wael M.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257173, 257174, H01L29/74;31/111;23/62
Patent
active
059052880
ABSTRACT:
An output buffer in a CMOS circuit includes an output pad; a VDD line which supplies a first supply voltage; a VSS line which supplies a second supply voltage; a first MOS device connected between the VDD line and the output pad; a second MOS device connected between the VSS line and the output pad; a lateral SCR device connected from the output pad to one of the VDD and VSS lines and in parallel with one of the first and second MOS devices; and a bypass diode connected to one of the VDD and VSS lines and in parallel with the lateral SCR device.
REFERENCES:
patent: 4734752 (1988-03-01), Liu et al.
patent: 5019888 (1991-05-01), Scott et al.
patent: 5218222 (1993-06-01), Roberts
patent: 5270565 (1993-12-01), Lee et al.
patent: 5311042 (1994-05-01), Anceau
patent: 5329143 (1994-07-01), Chan et al.
patent: 5483093 (1996-01-01), Murakami
patent: 5576557 (1996-11-01), Ker et al.
Sze, "Semiconductor Physics & Technology", 1985 pp. 110-111.
Duvvury et al., "ESD: A pervasive Reliability Concern for IC Technologies", Proceedings of the IEEE, 81(5):690-702, (1993).
Chatterjee et al., "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads" IEEE Electron Device Letters, 12(1):21-22, (1991).
Chatterjee et al., "A Low-Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads", IEEE, Symposium on VLSI Technology, 75-76, (1990).
Ming-Dou Ker et al., "Area-Efficient CMOS Output Buffer with Enhanced High ESD Reliability for Deep Submicron CMOS ASIC", IEEE, 123-126, (1995).
Ming-Dou Ker et al., "Complementary-LVTSCR ESD Protection Circuit for Submicron CMOS VLSI/ULSI", IEEE Transactions on Electron Devices, 43(4):1-12, (1996).
Johnson et al., "Two Unusual HBM ESD Failure Mechanisms on a Mature CMOS Process", EOS/ESD Symposium 93-225, 5B.4.1-5B.4.7.
Fahmy Wael M.
Industrial Technology Research Institute
LandOfFree
Output ESD protection with high-current-triggered lateral SCR does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output ESD protection with high-current-triggered lateral SCR, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output ESD protection with high-current-triggered lateral SCR will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1761511