Fishing – trapping – and vermin destroying
Patent
1992-01-17
1993-12-14
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437162, 437101, 437909, 148DIG124, 148DIG123, 148DIG155, H01L 21265
Patent
active
052702243
ABSTRACT:
A bipolar transistor includes a base region made of silicon crystal doped with a first impurity to a first level so as to establish a first carrier concentration in the base region and an emitter region made of silicon crystal doped with a second impurity to a second level substantially larger than the first level by a predetermined factor so as to establish a second carrier concentration in the emitter region, in which the second impurity exceeds the solubility limit of the second impurity in silicon crystal. The first and second levels are chosen in such a range that a difference in the carrier concentrations between the emitter region and the base region decreases substantially with increasing impurity level in the base region.
REFERENCES:
patent: 3988760 (1976-10-01), Cline et al.
patent: 4124934 (1978-11-01), De Brebisson
patent: 4394191 (1983-07-01), Wada et al.
patent: 4437897 (1984-03-01), Kemlage
patent: 4452645 (1984-06-01), Chu et al.
patent: 4523370 (1985-06-01), Sullivan et al.
patent: 4532697 (1985-08-01), Ko
patent: 4719185 (1988-01-01), Goth
patent: 4857480 (1989-08-01), Plante
patent: 4968635 (1990-11-01), Hamasaki
patent: 5061644 (1991-10-01), Yue et al.
"Interfacial Oxide and Arsenic Segregation of Polysilicon Emitter" Shigeki Sawada et al, IEICE Technical Report: SDM88-150, pp. 57-71, 1988.
"Optical Properties of SiAs Single Crystals", K. K. Ho et al, J. Appl. Phys., vol. 44, No. 4, pp. 1895-1896, Apr. 1973.
"Crystal Growth of Silicon Arsenide", T. I. Chu et al, J. Appl. Phys., vol. 42, No. 3, pp. 1169-1173, Mar. 1971.
"Electrical Properties of Melt Grown Silicon Monoarsenide", T. I. Chu et al, In: Solid State Electronics, vol. 14, pp. 1259-1263, Pergamon Press, 1971.
"Generalized Model for the Clustering of As Dopants in Si", E. Guerrero et al, J. Electrochem. Soc., Solid State Science and Technology, pp. 1826-1831, Aug. 1982.
"Low-temperature annealing of Shallow Arsenic-implanted Layers", N. D. Young et al, J. Appl. Phys., vol. 61, No. 6, pp. 2189-2194, Mar. 1987.
"Vapor Grown SiAs Crystals", S. W., Ing Jr. et al, J. Electrochem. Soc.: Solid State Science, pp. 761-762.
"Photoeffect on SiAs Electrodes", H. J. Lewerenz et al, J. Electrochem. Soc., Accelerated Brief Communication, pp. 1228-1230, May 1983.
"Crystal Growth of SiAs", Ichiro Sudo, Jpn. J. Appln. Phys., vol. 19, No. 4, pp. 755-756, 1980.
"The Crystal Structure of SiAs", Tommy Wadsten, ACTA Chem. Scand., vol. 19, No. 5, pp. 1232-1238, 1965.
"Incorporation of Dopant Into Amorphous Silicon and Thermoelectric Device", M. H. Brodsky et al, IBM Techn. Disclosure Bulletin, vol. 23, No. 12, pp. 5590-5592, May 1981.
"Simultaneous Boron and Hydrogen Profiling in Gas-Phase-Doped Hydrogenated Amorphous Silicon", P. M. Read et al, 2194, Thin Solid Films, vol. 110, No. 3, pp. 251-261, Dec. 1983.
"High-Speed Self-Aligned Polysilicon Emitter/Base Bipolar Devices Using Boron and Arsenic Diffusion Through Polysilicon", H. Park et al, Extended Abstracts of the 18th Conference on Solid State Devices and Materials, Tokyo, pp. 729-731, Aug. 20-22, 1986.
"Electrical Properties and Stability of Supersaturated Phosphorus-Doped Silicon Layers", M. Finetti et al, J. Electrochem. Soc., No. 128, No. 6 pp. 1313-1317, Jun. 1981.
"Nonequilibrium Solid Solutions Obtained by Heavy Ion Implantation and Laser Annealing", N. Natsuaki et al, J. Applied. Phys., vol. 51, No. 6, pp. 3373-3382, Jun. 1980.
"Solid Phase Epitaxial Regrowth Phenomena In Silicon", J. S. Williams, Nuclear Instruments and Methods, vols. 209/210, pp. 219-228, 1983.
"Optical and Electrical Characterization of High-Dose Ion Implanted, Laser-Annealed Silicon Solar Cells", P. Ostoja et al, J. Applied. Phys., vol. 52, No. 10, pp. 6208-6213, Oct. 1981.
Eshita Takashi
Furumura Yuji
Maeda Mamoru
Mieno Fumitake
Nakazawa Tsutomu
Fujitsu Limited
Hearn Brian E.
Nguyen Tuan
LandOfFree
Method of manufacturing a semiconductor device having a region d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device having a region d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device having a region d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1704861