Process and apparatus for address extension

Details Process and apparatus for address extension Process and apparatus for address extension

1995-09-29

1998-07-21

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Address formation

Varying address bit-length or size

711 2, 711220, 711211, 711202, G06F 1200

Patent

active

057847100

ABSTRACT:
Circuitry within a system memory controller of a data processing system enables an M-bit processor to address a memory location that requires an N-bit address, wherein N is greater than M. Thus, a less than 48-bit processor will be able to access IPL code resident within a 48-bit memory system. An M-bit address is received from a processor and then extended into an N-bit address with a mask of N-M bits. The extended address is compared with an N-bit address representing the memory location to be addressed, and the extended address is then selected to access the memory location when the extended address equals the N-bit address representing the memory location.

REFERENCES:
patent: 4037211 (1977-07-01), Ikuta et al.
patent: 5103418 (1992-04-01), Birger
patent: 5452257 (1995-09-01), Han
patent: 5566308 (1996-10-01), Bendelac et al.
patent: 5619670 (1997-04-01), Shindo

Affiliated with

Also associated with

Rating

Process and apparatus for address extension does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process and apparatus for address extension, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process and apparatus for address extension will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1658592