Time linearity measurement using a frequency locked, dual sequen

Details Time linearity measurement using a frequency locked, dual sequen Time linearity measurement using a frequency locked, dual sequen

1995-11-09

1997-02-18

Canney, Vincent P.

Excavating

G01R 3128

Patent

active

056047517

ABSTRACT:
A method for automatically testing digital electronic circuits and performing time measurements whereby a digital signal having a frequency f1 is sampled at a rate equal to f2. The sampling frequency f2 is either slightly less than or slightly greater than f1. As a result, the digital signal is sampled at either a slightly later position in time or a slightly earlier position in time during each successive period of the digital signal. After the entire interval of interest on the digital signal has been sampled, either the number of logical high data samples or the number of logical low data samples is determined. Finally, the number of data samples is multiplied by the effective time period between data samples. In this way, pulse widths on digital signals can be measured with both high resolution and good linearity. This method of time measurement may also be used to calibrate an electronic circuit tester.

REFERENCES:
patent: 4792932 (1988-12-01), Bowhers et al.
patent: 5524114 (1996-06-01), Peng
patent: 5528162 (1996-06-01), Sato
patent: 5544107 (1996-08-01), Hill

Affiliated with

Also associated with

Rating

Time linearity measurement using a frequency locked, dual sequen does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time linearity measurement using a frequency locked, dual sequen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time linearity measurement using a frequency locked, dual sequen will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1607386