Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1995-11-08
1999-01-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
365227, 364707, 395651, 39575003, G06F 132, G06F 1200
Patent
active
058601252
ABSTRACT:
An integrated circuit is provided which comprises a core section, a plurality of input/output sections, and a pair of reset inputs. The first reset input is a master reset which initializes the entire integrated circuit. The second reset input is a partial reset. The partial reset initializes a portion of the integrated circuit while other portions remain in operation. The core section can include a plurality of subsystems such as a real time clock facility, a configuration RAM, and a DRAM memory controller. The real time clock facility and configuration RAM are not affected by the partial reset. Accordingly, the real time clock is maintained during partial reset, thereby maintaining accurate time/date and configuration data during partial reset. The DRAM controller is optionally reset based on a configuration bit stored in a configuration register in one of the plurality of subsystems. When not reset, the DRAM controller provides refresh to an array of DRAM memory cells, thereby maintaining the data stored within the DRAM memory cells. The integrated circuit can be configured into a personal information device, wherein a power conservation method can then be applied by resetting portions of the integrated circuit and powering down peripheral components and input/output driver sections associated with the reset portions. Additionally, discrete buffer devices are no longer required between the integrated circuit and the peripheral component.
REFERENCES:
patent: 4675538 (1987-06-01), Epstein
patent: 5056712 (1991-10-01), Enck
patent: 5138198 (1992-08-01), Shen et al.
patent: 5155856 (1992-10-01), Bock et al.
patent: 5239652 (1993-08-01), Seibert et al.
patent: 5333295 (1994-07-01), Podkowa
patent: 5347163 (1994-09-01), Yoshimura
patent: 5388265 (1995-02-01), Volk
patent: 5390350 (1995-02-01), Chung et al.
patent: 5450027 (1995-09-01), Gabara
patent: 5504909 (1996-04-01), Webster et al.
patent: 5542077 (1996-07-01), Johnson et al.
patent: 5561384 (1996-10-01), Reents et al.
patent: 5623501 (1997-04-01), Cooke et al.
patent: 5627413 (1997-05-01), Mughir et al.
Motorola Technical Developments, vol. 24, Mar. 1, 1995, pp. 136-139, Moss, B., et al.: "A Split Supply PCMCIA Interface IC.".
Patent Abstracts of Japan, vol. 017, No. 230, May 11, 1993 & JP,A, 04 360313 (Mitsubishi Electric Corp.), Dec. 14, 1992.
Patent Abstracts of Japan, vol. 95, No. 007 & JP,A, 07 170166 (Hitachi Ltd.; Others: 01), Jul. 4, 1995.
Patent Abstracts of Japan, vol. 017, No. 328 (E-1385), Jun. 22, 1993 & JP,A, 05 037343 (NEC IC Microcomput Syst. Ltd.), Feb. 12, 1993.
Patent Abstracts of Japan, vol. 015, No. 410 (P-1264), Oct. 18, 1991 & JP,A, 03 166615, Jul. 18, 1991.
Patent Abstracts of Japan, vol. 015, No. 410, (P-1264), Oct. 18, 1991 & JP,A, 03 166615 (NEC Corp), Jul. 18, 1991.
Advanced Micro Devices , Inc.
Chan Eddie P.
Kim Hong C.
Merkel Lawrence J.
LandOfFree
Integrated circuit including a real time clock, configuration RA does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit including a real time clock, configuration RA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit including a real time clock, configuration RA will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525283