Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-10-15
2000-07-04
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257410, 257411, 257413, 257638, 257639, 257640, 257649, 257650, 257641, 257777, 257288, 257204, 257213, 257249, 257250, 257262, 257263, 257274, H01L 2976, H01L 2994, H01L 31062
Patent
active
060842806
ABSTRACT:
A transistor having a source/drain metal silicide in close proximity to the channel region may be formed according to the following process. A masking structure is formed upon a semiconductor substrate, and a metal is deposited self-aligned to sidewall surfaces of the masking structure. The metal is then annealed to form a metal silicide. Following formation of lightly doped drain impurity areas self-aligned to the sidewall surfaces of the masking structure, spacers may be formed adjacent the sidewall surfaces and source and drain impurity areas may be formed self-aligned to sidewall surfaces of the spacers. Fill structures are then formed adjacent the spacers and the masking structure is removed to form an opening between the spacers. A gate dielectric is formed upon the exposed upper surface of the semiconductor substrate within the opening, and a gate conductor is formed within the opening. According to one embodiment, the fill structures are removed and an interlevel dielectric is formed upon the transistor. In an alternative embodiment, the fill structures include a dielectric material and are retained as interlevel dielectrics. In a further embodiment, the fill structures include a conductive material and are retained as contacts between the source and drain areas and subsequently formed interconnects. The current transistor may be formed such that the metal silicide is aligned with the gate dielectric and is located in close proximity to the channel region.
REFERENCES:
patent: 4683645 (1987-08-01), Naguib et al.
patent: 4731339 (1988-03-01), Ryan et al.
patent: 4992387 (1991-02-01), Tamura
patent: 5252502 (1993-10-01), Havemann
patent: 5268590 (1993-12-01), Pfiester et al.
patent: 5445977 (1995-08-01), Fujimoto
patent: 5576227 (1996-11-01), Hsu
patent: 5583067 (1996-12-01), Sanchez
patent: 5646435 (1997-07-01), Hsu et al.
patent: 5654570 (1997-08-01), Agnello
patent: 5717254 (1998-02-01), Hashimoto
patent: 5821594 (1998-10-01), Kasai
patent: 5834811 (1998-11-01), Huang
patent: 5918130 (1999-06-01), Hause et al.
Wolf et al., "Silicon Processing For the VLSI Era, vol. 1: Process Technology," Lattice Press, Sunset Beach, California, 1986, pp. 384-406, and pp. 516-518, 1986.
Wolf et al., "Silicon Processing For the VLSI Era, vol. 2: Process Techology," Lattice Press, Sunset Beach, California, 1990, pp. 143-152, 1990.
Gardner Mark I.
Hause Frederick N.
May Charles E.
Advanced Micro Devices , Inc.
Kowert Robert C.
Saadat Mahshid
Warren Matthew
LandOfFree
Transistor having a metal silicide self-aligned to the gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor having a metal silicide self-aligned to the gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor having a metal silicide self-aligned to the gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1488921