Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1994-11-01
1998-06-02
Harrell, Robert B.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
G06F 1200
Patent
active
057617066
ABSTRACT:
Method and apparatus for a filtered stream buffer coupled to a memory and a processor, and operating to prefetch data from the memory. The filtered stream buffer includes a cache block storage area and a filter controller. The filter controller determines whether a pattern of references has a predetermined relationship, and if so, prefetches stream data into the cache block storage area. Such stream data prefetches are particularly useful in vector processing computers, where once the processor starts to fetch a vector, the addresses of future fetches can be predicted based in the pattern of past fetches. According to various aspects of the present invention, the filtered stream buffer further includes a history table, a validity indicator which is associated with the cache block storage area and indicates which cache blocks, if any, are valid. According to yet another aspect of the present invention, the filtered stream buffer controls random access memory (RAM) chips to stream the plurality of consecutive cache blocks from the RAM into the cache block storage area. According to yet another aspect of the present invention, the stream data includes data for a plurality of strided cache blocks, wherein each of which these strided cache blocks corresponds to an address determined by adding to the first address an integer multiple of the difference between the second address and the first address. According to yet another aspect of the present invention, the processor generates three addresses of data words in the memory, and the filter controller determines whether a predetermined relationship exists among three addresses, and if so, prefetches strided stream data into said cache block storage area.
REFERENCES:
patent: 5261066 (1993-11-01), Jouppi et al.
patent: 5317718 (1994-05-01), Jouppi
patent: 5345560 (1994-09-01), Miura et al.
patent: 5371870 (1994-12-01), Goodwin et al.
patent: 5386547 (1995-01-01), Jouppi
Rambus --"Using Rambus Technology in Pentium-Based Systems" --pp. 1-75.
J.E. Smith, et al., Cray Research, Inc. "Prefetching in Supercomputer Instruction Caches" --pp. 588-597.
Linley Gwennap, Microprocessor Report, "MacroTek to Sell VME Chip Set for PowerPC, German Start-Up Markets Two-Chip Set for System Logic," Aug. 2, 1993, pp. 8-9.
R.E. Kessler, et al., IEEE Transactions on Computers, "A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches," vol. 43, No. 6, Jun. 1994, pp. 664-675.
Norman P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," The 17th Annual International Symposium on Computer Architecture, 364-373 (May 1990).
Jean-Loup Baer et al., "An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty," Proceedings of Supercomputing '91 , 176-186 (Nov. 1991).
John W. C. Fu et al., "Data Prefetching in Multiprocessor Vector Cache Memories," The 18th Annual International Symposium On Computer Architecture, 54-63 (May 1991).
J.W.C. Fu et al., "Stride Directed Prefetching in Scalar Processors," The 25th Annual International Symposium on Microarchitecture, 102-110 (Dec. 1992).
Ivan Sklenar, "Prefetch unit for vector operations on scalar computers," Computer Architecture News, 20, 31-37 (Sep. 1992).
Alan J. Smith, "Cache memories," ACM Computing Surveys, 14, 473-530 (Sep. 1982).
Kimming So, et al., "Cache Operations by MRU Change," IEEE Transactions on Computers, 37 700-709 (Jun. 1988).
David Callahan, et al., "Software prefetching," Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 40-52 (Apr. 1991).
Todd C. Mowry, et al., "Design and Evalution of a Compiler Algorithm for Prefeteching," Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 62-73 (Oct. 1992).
Subbarao Palacharla, et al., "Evaluating Stream Buffers as a Secondary Cache Replacement," The 21st Annual International Symposium on Computer Architecture, 24-33, (Apr. 1994).
Kessler Richard E.
Oberlin Steven M.
Palacharla Subbarao
Scott Steven L.
Cray Research Inc.
Harrell Robert B.
LandOfFree
Stream buffers for high-performance computer memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stream buffers for high-performance computer memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stream buffers for high-performance computer memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1474701