Multi-bank memory system and method having addresses switched be

Details Multi-bank memory system and method having addresses switched be Multi-bank memory system and method having addresses switched be

1995-11-30

1998-06-02

Gossage, Glenn

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

711105, 711207, 36523003, 36523006, G06F 1202, G11C 800

Patent

active

057616949

ABSTRACT:
A memory subsystem with multiple memory banks each having an array of memory cells includes address control circuitry for presenting address bits to the row and column decoders of the memory banks and switching the row and column addresses presented to the different banks. Address control circuitry may be a translation look ahead buffer or may include an address translator, a row address buffer, and a column address buffer. The memory subsystem may also include input/output circuitry for inputting address bits in response to row address strobe and column address strobe signals. Input/output circuitry may allow both serial and parallel access to the multiple memory banks. A method for accessing the memory subsystem includes addressing a row in the array of a first memory bank using a first set of address bits, addressing a column in the array of the first memory bank using a second set of address bits, accessing a cell at the intersection of the selected row and selected column in the first memory bank, addressing a row in the array of a second memory bank using the second set of address bits, addressing a column in the array of the second memory bank using the first set of address bits, accessing a cell at the intersection of the selected row and selected column in the second memory bank.

REFERENCES:
patent: 4628467 (1986-12-01), Nishi et al.
patent: 4803621 (1989-02-01), Kelly
patent: 5109360 (1992-04-01), Inazumi et al.
patent: 5361339 (1994-11-01), Kadakia et al.
patent: 5506810 (1996-04-01), Runas

Affiliated with

Also associated with

Rating

Multi-bank memory system and method having addresses switched be does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-bank memory system and method having addresses switched be, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-bank memory system and method having addresses switched be will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1474573