Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1996-05-28
1998-06-02
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438631, 438637, 438688, 438937, H01L 214763
Patent
active
057599122
ABSTRACT:
An Al alloy interconnection layer is deposited on a silicon oxide layer, and a first carbon layer is formed on the Al alloy interconnection layer. Then, the first carbon layer and the Al alloy interconnection layer are patterned, thereby forming a first interconnection layer consisting of the Al alloy interconnection layer and the first carbon layer. Sequentially, a second carbon layer is formed on the first interconnection layer and the silicon oxide layer. The second carbon layer is entirely etched by the RIE method, thereby leaving the second carbon layer only on side surfaces of the first interconnection layer. A high temperature layer made of SiO.sub.2 is deposited on the second carbon layer, the first interconnection layer and the silicon oxide layer. Thereafter, the high temperature layer is etched back until the first carbon layer is exposed, thus being flattened. An interlayer insulating layer is deposited on the high temperature layer and the first interconnection layer.
REFERENCES:
patent: 4735662 (1988-04-01), Szabo et al.
patent: 4826786 (1989-05-01), Merenda et al.
patent: 4962060 (1990-10-01), Sliwa et al.
patent: 4988423 (1991-01-01), Yamamoto et al.
patent: 5148259 (1992-09-01), Kato et al.
patent: 5290733 (1994-03-01), Hayasaka et al.
patent: 5306665 (1994-04-01), Manabe
patent: 5332693 (1994-07-01), Kim
patent: 5407532 (1995-04-01), Fang et al.
patent: 5424246 (1995-06-01), Matsuo et al.
patent: 5432128 (1995-07-01), Tsu
patent: 5538921 (1996-07-01), Obeng
patent: 5591677 (1997-01-01), Jeng
Mori Kazuya
Otsuka Kenichi
Bowers Jr. Charles L.
Kabushiki Kaisha Toshiba
Thomas Toniae M.
LandOfFree
Method of manufacturing a semiconductor device having multi-laye does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device having multi-laye, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device having multi-laye will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1459197