Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent
1995-06-30
1998-06-23
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
257510, 257513, 257622, 257684, 437 67, 437 78, 437 79, H01L 2348, H01L 2352
Patent
active
057708843
ABSTRACT:
Disclosed is an integrated circuit configuration including a carrier having recesses for supporting individual semiconductor die units. The semiconductor die units and the carrier recesses have lithographically defined dimensions so as to enable precise alignment and a high level of integration.
REFERENCES:
patent: 4489364 (1984-12-01), Chance et al.
patent: 4542397 (1985-09-01), Biegelsen et al.
patent: 4670770 (1987-06-01), Tai
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4884122 (1989-11-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 4949148 (1990-08-01), Bartelink
patent: 4954875 (1990-09-01), Clements
patent: 4967146 (1990-10-01), Morgan et al.
patent: 5019535 (1991-05-01), Wojnarowski et al.
patent: 5023205 (1991-06-01), Reche
patent: 5034091 (1991-07-01), Trask et al.
patent: 5091330 (1992-02-01), Cambou et al.
patent: 5168344 (1992-12-01), Ehlert et al.
patent: 5207866 (1993-05-01), Lue et al.
patent: 5229647 (1993-07-01), Gnadinger
patent: 5331203 (1994-07-01), Wojnarowski et al.
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5355102 (1994-10-01), Kornrumpf et al.
patent: 5373627 (1994-12-01), Grebe
M. Gdula, et al, "A 36-Chip Multiprocessor Multichip Module with the General Electric High Density Interconnect Technology" IEEE, V. 91, pp. 727-730, 1991. No month.
H. Linde, et al, "Wet Silicon Etching with Aqueous Amine Gallates" Jrl. Electrochemical Soc., V. 139, #4, pp. 1170-1174, Apr. 1992.
Marketing Materials, "High Density Multichip Interconnect--Reliability Data" Hughes Microelectronic Circuits Division, A subsidiary of GM Hughes Electronics, Newport Beach, CA, 3 pages, post 1992. No month.
R. J. Wojnarowski, et al, "Three Dimensional Hybrid Wafer Scale Integrateion Using the GE High Density Interconnect Technology" IEEE Conference on Wafer Scale Integration, Session 7, WSI Technology 1, p. 309-316, 1993. No month.
M. Despont, et al, "New Design of Micromachined Capacitive Force Sensor" Jrl. of Micromechanics & Microengineering V. 3, #4, pp. 239-242, Dec. 1993.
D. Sander, et al, "Fabrication of Metallic Microstructures by Electroplating Using Deep-Etched Silicon Molds" IEEE, Jrl. of Microelectromechanical Systems, V. 4, #2, pp. 81-86, Jun. 1995.
J. W. Bartha, et al, "Low Temperature Etching of Si in High Density Plasma Using SF6/02" Microelectric Engineering 27, pp. 453-456, 1995. No month
Greschner Johann
Kalter Howard Leo
Pogge H. Bernhard
Rosner Raymond James
Abate Joseph P.
Crane Sara W.
International Business Machines - Corporation
Murray Susan M.
Ostrowski David
LandOfFree
Very dense integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Very dense integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very dense integrated circuit package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1396627